| 07d8a5f7 | 25-Nov-2020 |
Tejas Patel <tejas.patel@xilinx.com> |
plat: xilinx: versal: Add support of set max latency for the device
Add support of set max latency, to change in the maximum powerup latency requirements for a specific device currently used by Subs
plat: xilinx: versal: Add support of set max latency for the device
Add support of set max latency, to change in the maximum powerup latency requirements for a specific device currently used by Subsystem.
Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I8749886abb1a7884a42c4d156d89c9cd562a5b1a
show more ...
|
| 2cc1fa95 | 12-Aug-2019 |
Ravi Patel <ravi.patel@xilinx.com> |
plat: versal: Add InitFinalize API call
Add support to call InitFinalize API in Versal which calls corresponding LibPM API.
Signed-off-by: Ravi Patel <ravi.patel@xilinx.com> Signed-off-by: Rajan Va
plat: versal: Add InitFinalize API call
Add support to call InitFinalize API in Versal which calls corresponding LibPM API.
Signed-off-by: Ravi Patel <ravi.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I3428b7245b4db1ef6db8a90b7ad20b6e484ed3b2
show more ...
|
| 1ba2d84f | 23-Nov-2020 |
Rajan Vaja <rajan.vaja@xilinx.com> |
xilinx: versal: Updated Response of QueryData API call
For the current XilPM calls, The handler of IPI returns information with 16 Bytes data. So during QueryData API call for the ClockName and PinF
xilinx: versal: Updated Response of QueryData API call
For the current XilPM calls, The handler of IPI returns information with 16 Bytes data. So during QueryData API call for the ClockName and PinFunctionName, response data(name of clock or function) response[0..3] are used to return name. And status is not being returned for such API.
Updated XilPM calls reply in a consistent way and The handler of IPI return information with 32Bytes data. Where response[0] always set to status. For the version-2 of QueryData API, during call for the ClockName and PinFunctionName, response data(name of clock or function) get as response[1...4].
To support both the version of QueryData API, added version based compatibility by the use of feature check.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Signed-off-by: Amit Sunil Dhamne <amit.sunil.dhamne@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I336128bff7bbe659903b0f8ce20ae6da7e3b51b4
show more ...
|
| abf27efa | 23-Nov-2020 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
plat:xilinx:versal: Use defaults when PDI is without sw partitions
In JTAG mode check the ATF handoff structure, if the magic string is not present then use bl32 and bl33 default values.
Signed-off
plat:xilinx:versal: Use defaults when PDI is without sw partitions
In JTAG mode check the ATF handoff structure, if the magic string is not present then use bl32 and bl33 default values.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I1f2c4a2060d8a2e70d3b5fb2473124b685f257fc
show more ...
|
| addc4e96 | 23-Nov-2020 |
Ravi Patel <ravi.patel@xilinx.com> |
plat: xilinx: Mask unnecessary bytes of return error code
Versal firmware adds extra error codes along with PM error codes while sending response to driver. This makes incorrect error identification
plat: xilinx: Mask unnecessary bytes of return error code
Versal firmware adds extra error codes along with PM error codes while sending response to driver. This makes incorrect error identification at driver side.
To fix this, mask the unnecessary error bytes before sending the error code to the driver.
Signed-off-by: Ravi Patel <ravi.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I18c2f3bd2d067e91344852c2f0c1bafea0e6eb23
show more ...
|
| d4c7b550 | 21-Jun-2019 |
Ravi Patel <ravi.patel@xilinx.com> |
xilinx: versal: Skip store/restore of GIC during CPU idle
GIC registers needs to be stored/restored during system suspend/resume only and not during CPU idle. During CPU idle, minimum 1 CPU is in ON
xilinx: versal: Skip store/restore of GIC during CPU idle
GIC registers needs to be stored/restored during system suspend/resume only and not during CPU idle. During CPU idle, minimum 1 CPU is in ON state.
Signed-off-by: Ravi Patel <ravi.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I5de2ce3a61bf4260f9385349202b0f592a47aaba
show more ...
|
| 4b8ab607 | 11-Dec-2019 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
plat: versal: Update API list in feature check
Add below API in feature check list which is actually present in firmware: - PM_GET_CHIPID
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu
plat: versal: Update API list in feature check
Add below API in feature check list which is actually present in firmware: - PM_GET_CHIPID
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Signed-off-by: Ravi Patel <ravi.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I98b82da74164f065c8835861f74b0f2855e9bcbf
show more ...
|
| b05d2792 | 30-Jul-2019 |
Ravi Patel <ravi.patel@xilinx.com> |
xilinx: versal: Do not pass ACPU0 always in set_wakeup_source()
Existing code passes ACPU0 to LibPM as node_id in set_wakeup_source() call because last suspending core will be ACPU0 in most of the c
xilinx: versal: Do not pass ACPU0 always in set_wakeup_source()
Existing code passes ACPU0 to LibPM as node_id in set_wakeup_source() call because last suspending core will be ACPU0 in most of the case.
Now it may be possible that user may disable the ACPU0 using hot-plug and after that it suspends Linux. So in that case ACPU0 will not be last suspending core.
To overcome above scenario, pass the current running processor ID while calling set_wakeup_source().
Signed-off-by: Ravi Patel <ravi.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: If15354c2150b5bb1305b5f93ca4e8c7a81d59f0a
show more ...
|
| e3337082 | 03-Dec-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Simplify check if WTP variable is defined
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: Ieb352f0765882efdcb64ef54e6b2a39768590a06 |
| bc1f3687 | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Split building $(WTMI_MULTI_IMG) and $(TIMDDRTOOL)
These two targets are build by make subprocesses and are independent. So splitting them into own targets allow make to
plat: marvell: armada: a3k: Split building $(WTMI_MULTI_IMG) and $(TIMDDRTOOL)
These two targets are build by make subprocesses and are independent. So splitting them into own targets allow make to build them in parallel. $(TIMBUILD) script depends on $(TIMDDRTOOL) so specify it in Makefile.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I139fc7fe64d8de275b01a853e15bfb88c4ff840d
show more ...
|
| 23b1be79 | 03-Dec-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: Maximal size of bl1 image in mrvl_bootimage is 128kB
Add check when building mrvl_bootimage that size of bl1 image is not bigger than maximal size.
Signed-off-by: Pali Rohár
plat: marvell: armada: Maximal size of bl1 image in mrvl_bootimage is 128kB
Add check when building mrvl_bootimage that size of bl1 image is not bigger than maximal size.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: Ib873debd3cfdba9acd4c168ee37edab3032e9f25
show more ...
|
| e4bbd39c | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: Add missing FORCE, .PHONY and clean targets
FORCE target is used as a dependency for other file targets which needs to be always rebuilt. .PHONY target is standard Makefile ta
plat: marvell: armada: Add missing FORCE, .PHONY and clean targets
FORCE target is used as a dependency for other file targets which needs to be always rebuilt. .PHONY target is standard Makefile target which specify non-file targets and therefore needs to be always rebuilt.
Targets clean, realclean and distclean are .PHONY targets used to remove built files. Correctly set that mrvl_clean target is prerequisite for these clean targets to ensure that built files are removed.
Finally this change with usage of FORCE target allows to remove mrvl_clean hack from the prerequisites of a8k ${DOIMAGETOOL} target which was used just to ensure that ${DOIMAGETOOL} is always rebuilt via make subprocess.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I2fa8971244b43f101d846fc433ef7b0b6f139c92
show more ...
|
| ed9bae6a | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Use make ifeq/endif syntax for $(MARVELL_SECURE_BOOT) code
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: Id766db4a900a56c795fe5ffdd8a2b80b1aaa2132 |
| bafc9476 | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Build $(WTMI_ENC_IMG) in $(BUILD_PLAT) directory
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: Iaecd6c24bf334a959ac2bf395c3ee49c810b01a7 |
| 2f852b89 | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Do not remove external WTMI image files outside of TF-A repository
Create copy of WTMI images instead of moving them into TF-A build directory.
Signed-off-by: Pali Rohár
plat: marvell: armada: a3k: Do not remove external WTMI image files outside of TF-A repository
Create copy of WTMI images instead of moving them into TF-A build directory.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I2dc24c33b9ce540e4acde51fc1a5c946ae66a5d7
show more ...
|
| 13aa8956 | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Do not modify $(WTMI_MULTI_IMG)
Rather create a temporary copy in $(BUILD_PLAT) and modify only copy.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I256c029106e
plat: marvell: armada: a3k: Do not modify $(WTMI_MULTI_IMG)
Rather create a temporary copy in $(BUILD_PLAT) and modify only copy.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I256c029106ea6f69faa086fc4e5bee9f68cd257f
show more ...
|
| bdcd1bd0 | 23-Nov-2020 |
Pali Rohár <pali@kernel.org> |
plat: marvell: armada: a3k: Do not modify $(WTMI_IMG)
$(WTMI_IMG) is used only by $(MAKE) subprocess in $(DOIMAGEPATH) directory. So calling truncate on $(WTMI_IMG) after $(MAKE) in $(DOIMAGEPATH) h
plat: marvell: armada: a3k: Do not modify $(WTMI_IMG)
$(WTMI_IMG) is used only by $(MAKE) subprocess in $(DOIMAGEPATH) directory. So calling truncate on $(WTMI_IMG) after $(MAKE) in $(DOIMAGEPATH) has no effect and can just damage input file for future usage. Therefore remove this truncate call.
Signed-off-by: Pali Rohár <pali@kernel.org> Change-Id: I9925c54c5d3d10eadc19825c5565ad4598a739a7
show more ...
|
| 490d81d2 | 10-Jan-2020 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
plat: xilinx: zynqmp: Enable log messages for debug
Save some space by enabling the log messages like bl33 address only for debug builds. Also check the bl33 and bl32 address and print only if this
plat: xilinx: zynqmp: Enable log messages for debug
Save some space by enabling the log messages like bl33 address only for debug builds. Also check the bl33 and bl32 address and print only if this is not NULL.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I58d846bf69a75e839eb49abcbb9920af13296886
show more ...
|
| a7379a2a | 23-Nov-2020 |
Tejas Patel <tejas.patel@xilinx.com> |
plat: zynqmp: Change macro name of PM_BOOT_HEALTH_STATUS_REG
For boot health status PMU Global General Storage Register 4 is used. GGS4 can be used for other purpose along with boot health status. S
plat: zynqmp: Change macro name of PM_BOOT_HEALTH_STATUS_REG
For boot health status PMU Global General Storage Register 4 is used. GGS4 can be used for other purpose along with boot health status. So, change its name from PM_BOOT_HEALTH_STATUS_REG to PMU_GLOBAL_GEN_STORAGE4.
Signed-off-by: Tejas Patel <tejas.patel@xilinx.com> Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Change-Id: I2f5c4c6a161121e7cdb4b9f0f8711d0dad16c372
show more ...
|
| 7fc19b8e | 07-Dec-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "qemu/qemu_sbsa: increase SHARED_RAM_SIZE" into integration |
| 84f2e34f | 04-Dec-2020 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
plat: xilinx: zynqmp: Include GICv2 makefile
Update the xilinx platform makefile to include GICv2 makefile instead of adding the individual files. Updating this change as per the latest changes done
plat: xilinx: zynqmp: Include GICv2 makefile
Update the xilinx platform makefile to include GICv2 makefile instead of adding the individual files. Updating this change as per the latest changes done in the commit #1322dc94f7.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I79d8374c47a7f42761d121522b32ac7a5021ede8
show more ...
|
| 79df6ea4 | 03-Dec-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "plat: xilinx: Use fno-jump-tables flag in CPPFLAGS" into integration |
| 5e5c399d | 03-Dec-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "plat: marvell: Update SUBVERSION to match Marvell's forked version" into integration |
| 08886940 | 02-Dec-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "rockchip: Add support for the stack protector" into integration |
| 9dd2896e | 01-Dec-2020 |
Lauren Wehrmeister <lauren.wehrmeister@arm.com> |
Merge "Add support for Neoverse-N2 CPUs." into integration |