| b3d25dca | 04-Mar-2025 |
Madhav Bhatt <madhav.bhatt@amd.com> |
fix(xilinx): avoid unexpected variable update
The commit 50ab13577fd5 ("fix(xilinx): typecast expression to match data type") introduced a change where the isenabler1 variable is modified within the
fix(xilinx): avoid unexpected variable update
The commit 50ab13577fd5 ("fix(xilinx): typecast expression to match data type") introduced a change where the isenabler1 variable is modified within the loop iterating over GICD_ISENABLER registers. Instead of computing the offset from the base address for each register, the offset is accumulated incorrectly, leading to an incorrect register read.
As a result, some GIC enablers, including the RTC device were missed, so pm_set_wakeup_source was not called for them and the suspend-resume use case was failed because of that.
Fix the logic to ensure the correct offset calculation for each iteration, preserving the intended behavior.
Fixes: 50ab13577fd5 fix(xilinx): typecast expression to match data type Change-Id: Iec5bafcbde21078545a37259b2cf0353585ef1fa Signed-off-by: Madhav Bhatt <madhav.bhatt@amd.com> Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| 414cf08b | 20-Feb-2025 |
Senthil Nathan Thangaraj <senthilnathan.thangaraj@amd.com> |
feat(versal2): add support for platform management
Add support for PM functionality through EEMI interface for Versal Gen 2. Add support of PM APIs in PSCI ops. Add TFA_NO_PM flag to disable PM func
feat(versal2): add support for platform management
Add support for PM functionality through EEMI interface for Versal Gen 2. Add support of PM APIs in PSCI ops. Add TFA_NO_PM flag to disable PM functionality. Enable wakeup for new peripherals
Change-Id: I1bf67dc46af91ee113c627d32ae6ecc1dad386c2 Signed-off-by: Naman Trivedi <naman.trivedimanojbhai@amd.com> Signed-off-by: Senthil Nathan Thangaraj <senthilnathan.thangaraj@amd.com>
show more ...
|
| 0791be88 | 05-Feb-2025 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): runtime console to handle dt failure
If the Device Tree is missing or parsing fails in the runtime console, the console still gets registered with zeroed DT values, leading to a panic d
fix(xilinx): runtime console to handle dt failure
If the Device Tree is missing or parsing fails in the runtime console, the console still gets registered with zeroed DT values, leading to a panic due to the absence of a console type. Added fallback option and check for zero base address.
Change-Id: I5f5e0222685ba015ab7db2ecbd46d906f5ab9116 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 4c5cf47f | 04-Dec-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
refactor(xilinx): refactor console to support transfer list
Refactor console to support DTB console in case of transfer list. Simplify logic where SOC specific macros are moved to platform headers o
refactor(xilinx): refactor console to support transfer list
Refactor console to support DTB console in case of transfer list. Simplify logic where SOC specific macros are moved to platform headers or makefile where XLNX_DT_CFG macro describe if system is DT driven or not.
Change-Id: Id45c03a950b62e83e91a50e0485eacdb233ba745 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| c5c108b1 | 04-Feb-2025 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
chore(xilinx): propagate error code
Propagate error instead of making own error code.
Change-Id: I9300ad342e98ca0e730b091510d9d62747b81a5f Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapal
chore(xilinx): propagate error code
Propagate error instead of making own error code.
Change-Id: I9300ad342e98ca0e730b091510d9d62747b81a5f Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| ea453871 | 04-Dec-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
feat(versal2): retrieve DT address from transfer list
On versal2 platform, unlike current static DT address passing mechanism, DT address is retrieved from transfer list dynamically.
Change-Id: I44
feat(versal2): retrieve DT address from transfer list
On versal2 platform, unlike current static DT address passing mechanism, DT address is retrieved from transfer list dynamically.
Change-Id: I44b9a0753809652f26bc1b7e061f5364229ba352 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| c41edd80 | 03-Dec-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
chore(versal2): move xfer-list file paths
Only Versal Gen 2 platform supports transfer list. Move transfer list files to versal2 common path.
Change-Id: I2795270a77e2af5e012c82c7b5916fa1f90f0497 Si
chore(versal2): move xfer-list file paths
Only Versal Gen 2 platform supports transfer list. Move transfer list files to versal2 common path.
Change-Id: I2795270a77e2af5e012c82c7b5916fa1f90f0497 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 1c12cd10 | 24-Jan-2025 |
Michal Simek <michal.simek@amd.com> |
fix(xilinx): remove unused write_icc_asgi1r_el1()
The commit 427e46ddea1e ("fix(xilinx): fix sending sgi to linux") removed code which called write_icc_asgi1r_el1() but function itself wasn't remove
fix(xilinx): remove unused write_icc_asgi1r_el1()
The commit 427e46ddea1e ("fix(xilinx): fix sending sgi to linux") removed code which called write_icc_asgi1r_el1() but function itself wasn't removed.
Signed-off-by: Michal Simek <michal.simek@amd.com> Change-Id: I95a1424b0546f3f4a5e4611de34441b96e70b7d3
show more ...
|
| fffde230 | 23-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(v
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(versal): modify function to have single return fix(xilinx): modify function to have single return fix(zynqmp): modify function to have single return fix(versal-net): add unsigned suffix to match data type fix(versal): add unsigned suffix to match data type fix(versal2): add missing curly braces fix(versal-net): add missing curly braces fix(zynqmp): add missing curly braces
show more ...
|
| 906d5892 | 25-Apr-2024 |
Nithin G <nithing@amd.com> |
fix(xilinx): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store th
fix(xilinx): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store the return value to ensure single return for the function.
Change-Id: Ice3eb939664ffc62c1f586b641e37481f10ffff6 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 3b802105 | 06-Nov-2024 |
Boyan Karatotev <boyan.karatotev@arm.com> |
perf(psci): pass my_core_pos around instead of calling it repeatedly
On some platforms plat_my_core_pos is a nontrivial function that takes a bit of time and the compiler really doesn't like to inli
perf(psci): pass my_core_pos around instead of calling it repeatedly
On some platforms plat_my_core_pos is a nontrivial function that takes a bit of time and the compiler really doesn't like to inline. In the PSCI library, at least, we have no need to keep repeatedly calling it and we can instead pass it around as an argument. This saves on a lot of redundant calls, speeding the library up a bit.
Change-Id: I137f69bea80d7cac90d7a20ffe98e1ba8d77246f Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| e4a0c44f | 25-Apr-2024 |
Nithin G <nithing@amd.com> |
fix(zynqmp): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body
fix(zynqmp): add missing curly braces
This corrects the MISRA violation C2012-15.6: The body of an iteration-statement or a selection-statement shall be a compound-statement. Enclosed statement body within the curly braces.
Change-Id: I8941f3c713586c36396e1f3731b99ffadc28c6e8 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 3a1a2dae | 24-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a d
fix(xilinx): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a different essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I1606422aadfd64b283fd9948b6dadcddecdf61e0 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 7d15b94b | 24-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): typecast operands to match data type
This corrects the MISRA violation C2012-10.1: Operands shall not be of an inappropriate essential type. The condition is explicitly checked against
fix(xilinx): typecast operands to match data type
This corrects the MISRA violation C2012-10.1: Operands shall not be of an inappropriate essential type. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I675f1b2ac408b70a9ca307fb5161ebb8e597897c Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 83bcef3f | 23-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the
fix(xilinx): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the same essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I9110ea86f5ee49af0b21be78fd0890742ef95ddf Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 50ab1357 | 23-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): typecast expression to match data type
This corrects the MISRA violation C2012-10.6: The value of a composite expression shall not be assigned to an object with wider essential type. Ex
fix(xilinx): typecast expression to match data type
This corrects the MISRA violation C2012-10.6: The value of a composite expression shall not be assigned to an object with wider essential type. Explicitly type casted to match the data type of composite expression.
Change-Id: I0fd845496b4d6ac702027eb2075a23b15849f7d6 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 16c611f8 | 07-Oct-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(versal): add external declaration
This corrects the MISRA violation C2012-8.4: A compatible declaration shall be visible when an object or function with external linkage is defined.
Change-Id:
fix(versal): add external declaration
This corrects the MISRA violation C2012-8.4: A compatible declaration shall be visible when an object or function with external linkage is defined.
Change-Id: I91817596c5de84b259a5dffcc01a7b1106a5b7a4 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| b21e2874 | 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): avoid altering function parameters
This corrects the MISRA violation C2012-17.8: A function parameter should not be modified. Local variable is declared and used to process the value fr
fix(xilinx): avoid altering function parameters
This corrects the MISRA violation C2012-17.8: A function parameter should not be modified. Local variable is declared and used to process the value from the argument.
Change-Id: I96b4381c3e05f7065d824592e7b5e5929f6b3627 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| e2230375 | 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(xilinx): modify conditions to have boolean type
This corrects the MISRA violation C2012-14.4: The controlling expression of an if statement and the controlling expression of an iteration-stateme
fix(xilinx): modify conditions to have boolean type
This corrects the MISRA violation C2012-14.4: The controlling expression of an if statement and the controlling expression of an iteration-statement shall have essentially boolean type. Updated controlling expression to explicitly compare with zero.
Change-Id: I12eb4f4c615131d5ee63425b2ccb4f77f3dffa2e Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| a539dce9 | 29-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix(versal): explicitly check operators precedence fix(xilinx): explicitly check operators precedence fix(zynqmp): explicitly check operators precedence fix(versal2): add const qualifier fix(versal): add const qualifier fix(zynqmp): add const qualifier
show more ...
|
| 8e9a5a51 | 22-Apr-2024 |
Nithin G <nithing@amd.com> |
fix(xilinx): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in
fix(xilinx): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in parentheses to maintain the precedence.
Change-Id: I7d68bcd0daec1c5fe448ce889bb5a74dc8a5cc91 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| 1fbe81fe | 09-Aug-2024 |
Amit Nagal <amit.nagal@amd.com> |
feat(amd): populate handoff from TL
Handoff structures are populated by executable entry point information tag based bl32/bl33 entries present in transfer list.
The upstream code is having problem
feat(amd): populate handoff from TL
Handoff structures are populated by executable entry point information tag based bl32/bl33 entries present in transfer list.
The upstream code is having problem with the last TL entry particularly when the tags for two entries are same. While tlc tool dumps all entries correctly, transfer_list_dump() in upstream code does not provide information about the last entry in TL.
Enabling TRANSFER_LIST also enables BL1_SOURCES and BL2_SOURCES in transfer_list.mk thereby enabling bl1/bl2 builds. bl1/bl2 builds are disabled by turning off NEED_BL1/NEED_BL2 build flags.
Change-Id: I55ddccc1ab266cc5a609423d304a5e5c282e17f6 Signed-off-by: Amit Nagal <amit.nagal@amd.com>
show more ...
|
| 0f9f5575 | 09-Oct-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(versal): add const qualifier
This correct the MISRA violation C2012-8.13: A pointer should point to a const-qualified type whenever possible. Added const qualifier to pointer variables and funct
fix(versal): add const qualifier
This correct the MISRA violation C2012-8.13: A pointer should point to a const-qualified type whenever possible. Added const qualifier to pointer variables and function arguments.
Change-Id: I33cc594816809a118bff369d98d5689a96f6867f Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| f1feb9a5 | 18-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_eval_bool" into integration
* changes: fix(versal_net): evaluate condition for boolean fix(versal): evaluate condition for boolean fix(zynqmp): evaluate cond
Merge changes from topic "xlnx_fix_eval_bool" into integration
* changes: fix(versal_net): evaluate condition for boolean fix(versal): evaluate condition for boolean fix(zynqmp): evaluate condition for boolean fix(xilinx): rename variable to avoid conflict
show more ...
|
| 8ee65344 | 16-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_console_changes" into integration
* changes: feat(xilinx): add none console feat(versal2): add dtb & runtime console feat(versal-net): add DTB console t
Merge changes from topic "xlnx_fix_plat_console_changes" into integration
* changes: feat(xilinx): add none console feat(versal2): add dtb & runtime console feat(versal-net): add DTB console to platform.mk feat(versal-net): dedicate console for boot and runtime feat(versal): add DTB console to platform.mk feat(versal): dedicate console for boot and runtime refactor(xilinx): register runtime console directly refactor(xilinx): console registration through console holder structure feat(zynqmp): add DTB console to platform.mk feat(zynqmp): dedicate console for boot and runtime fix(xilinx): dcc to support runtime console scope refactor(xilinx): create generic function for DT console refactor(xilinx): rename setup_runtime_console to generic chore(xilinx): rename console variables chore(xilinx): rename runtime console to DT console
show more ...
|