| #
4bd8c929 |
| 09-May-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes I1bfa797e,I0ec7a70e into integration
* changes: fix(tree): correct some typos fix(rockchip): use semicolon instead of comma
|
| #
1b491eea |
| 13-Feb-2023 |
Elyes Haouas <ehaouas@noos.fr> |
fix(tree): correct some typos
found using codespell (https://github.com/codespell-project/codespell).
Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Change-Id: I1bfa797e3460adddeefa916bb68e22beddaf6
fix(tree): correct some typos
found using codespell (https://github.com/codespell-project/codespell).
Signed-off-by: Elyes Haouas <ehaouas@noos.fr> Change-Id: I1bfa797e3460adddeefa916bb68e22beddaf6373
show more ...
|
| #
f097fb70 |
| 19-Mar-2020 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge changes from topic "tegra-downstream-03122020" into integration
* changes: Tegra: assembly version of the 'plat_core_pos_by_mpidr' handler Tegra194: reset power state info for CPUs tlkd:
Merge changes from topic "tegra-downstream-03122020" into integration
* changes: Tegra: assembly version of the 'plat_core_pos_by_mpidr' handler Tegra194: reset power state info for CPUs tlkd: remove system off/reset handlers Tegra186: system resume from TZSRAM memory Tegra186: disable PROGRAMMABLE_RESET_ADDRESS Tegra210: SE: switch SE clock source to CLK_M Tegra: increase platform assert logging level to VERBOSE spd: trusty: disable error messages seen during boot Tegra194: enable dual execution for EL2 and EL3 Tegra: aarch64: calculate core position from one place Tegra194: Update t194_nvg.h to v6.7
show more ...
|
| #
0be136d2 |
| 19-Sep-2018 |
Kalyani Chidambaram <kalyanic@nvidia.com> |
Tegra194: Update t194_nvg.h to v6.7
This patch updates the t194_nvg.h header file received from the CPU team to v6.7.
Change-Id: I5d25dfc60448e14b7085250946bd002fcb80a774 Signed-off-by: Kalyani Chi
Tegra194: Update t194_nvg.h to v6.7
This patch updates the t194_nvg.h header file received from the CPU team to v6.7.
Change-Id: I5d25dfc60448e14b7085250946bd002fcb80a774 Signed-off-by: Kalyani Chidambaram <kalyanic@nvidia.com>
show more ...
|
| #
ac893456 |
| 05-Feb-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "tegra-downstream-01242020" into integration
* changes: Tegra186: memctrl: lock stream id security config Tegra194: remove support for simulated system suspend Tegra19
Merge changes from topic "tegra-downstream-01242020" into integration
* changes: Tegra186: memctrl: lock stream id security config Tegra194: remove support for simulated system suspend Tegra194: mce: fix multiple MISRA issues Tegra: bpmp: fix multiple MISRA issues Tegra194: se: fix multiple MISRA issues Tegra: compile PMC driver for Tegra132/Tegra210 platforms Tegra: memctrl_v2: remove weakly defined TZDRAM setup handler Tegra: remove weakly defined per-platform SiP handler Tegra: remove weakly defined PSCI platform handlers Tegra: remove weakly defined platform setup handlers Tegra: per-SoC DRAM base values
show more ...
|
| #
4a232d5b |
| 25-May-2018 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra194: mce: fix multiple MISRA issues
This patch fixes violations of the following MISRA rules
* Rule 8.5 "An external object or function shall be declared once in one and only one
Tegra194: mce: fix multiple MISRA issues
This patch fixes violations of the following MISRA rules
* Rule 8.5 "An external object or function shall be declared once in one and only one file" * Rule 10.3 "The value of an expression shall not be assigned to an object with a narrower essential type or of a different esential type category"
Change-Id: I4314cd4fea0a4adc6665868dd31e619b4f367e14 Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| #
90b686cf |
| 24-Jan-2020 |
Soby Mathew <soby.mathew@arm.com> |
Merge changes from topic "tegra-downstream-01202020" into integration
* changes: Tegra194: mce: remove unused NVG functions Tegra194: support for NVG interface v6.6 Tegra194: smmu: add PCIE0R1
Merge changes from topic "tegra-downstream-01202020" into integration
* changes: Tegra194: mce: remove unused NVG functions Tegra194: support for NVG interface v6.6 Tegra194: smmu: add PCIE0R1 mc reg to system suspend save list Tegra194: enable driver for general purpose DMA engine Tegra194: access XUSB_PADCTL registers on Si/FPGA platforms Tegra194: organize the memory/mmio map to make it linear Tegra194: memctrl: enable mc sid OVERRIDE for PCIE0R1 Tegra194: support for boot params wider than 32-bits Tegra194: memctrl: set reorder depth limit for PCIE blocks Tegra194: memctrl: program MC_TXN_OVERRIDE reg for PTCR, MPCORE and MIU Tegra194: memctrl: set CGID_TAG_ADR instead of CGID_TAG_DEFAULT Tegra194: memctrl: update mss reprogramming as HW PROD settings Tegra194: memctrl: Disable PVARDC coalescer Tegra194: memctrl: force seswr/rd transactions as passsthru & coherent Tegra194: Request CG7 from last core in cluster Tegra194: toggle SE clock during context save/restore Tegra: bpmp: fix header file paths
show more ...
|
| #
54990e37 |
| 10-Apr-2018 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra194: support for NVG interface v6.6
This patch updates the NVG interface header file to v6.6.
Change-Id: I2f5df274bf820ba1c5df47d8dcbf7f5f056ff45f Signed-off-by: Varun Wadekar <vwadekar@nvidia
Tegra194: support for NVG interface v6.6
This patch updates the NVG interface header file to v6.6.
Change-Id: I2f5df274bf820ba1c5df47d8dcbf7f5f056ff45f Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| #
7b787899 |
| 20-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "tegra-downstream-01082020" into integration
* changes: Tegra194: platform handler for entering CPU standby state Tegra194: memctrl: force viw and vifalr/w transactions
Merge changes from topic "tegra-downstream-01082020" into integration
* changes: Tegra194: platform handler for entering CPU standby state Tegra194: memctrl: force viw and vifalr/w transactions as non-coherent Tegra194: memctrl: fix bug in client order id reg value generation Tegra194: memctrl: enable mc coalescer Tegra194: update scratch registers used to read boot parameters Tegra194: implement system shutdown/reset handlers Tegra194: mce: support for shutdown and reboot Tegra194: request CG7 before checking if SC7 is allowed Tegra194: config to enable/disable strict checking mode Tegra194: remove unused platform configs Tegra194: restore XUSB stream IDs on System Resume
show more ...
|
| #
0789758a |
| 11-Dec-2017 |
Vignesh Radhakrishnan <vigneshr@nvidia.com> |
Tegra194: mce: support for shutdown and reboot
This patch adds support for shutdown/reboot handlers to the MCE driver.
ATF communicates with mce using nvg interface for shutdown & reboot. Both shut
Tegra194: mce: support for shutdown and reboot
This patch adds support for shutdown/reboot handlers to the MCE driver.
ATF communicates with mce using nvg interface for shutdown & reboot. Both shutdown and reboot use the same nvg index. However, the 1st bit of the nvg data argument differentiates whether its a shutdown or reboot.
Change-Id: Id2d1b0c4fec55abf69b7f8adb65ca70bfa920e73 Signed-off-by: Vignesh Radhakrishnan <vigneshr@nvidia.com>
show more ...
|
| #
530a5cbc |
| 03-Dec-2019 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge changes from topic "tegra-downstream-092319" into integration
* changes: Tegra194: add support to reset GPU Tegra194: memctrl: fix logic to check TZDRAM config register access Tegra: int
Merge changes from topic "tegra-downstream-092319" into integration
* changes: Tegra194: add support to reset GPU Tegra194: memctrl: fix logic to check TZDRAM config register access Tegra: introduce plat_enable_console() Tegra: include: drivers: introduce spe.h Tegra194: update nvg header to v6.4 Tegra194: mce: enable strict checking Tegra194: CC6 state from last offline CPU in the cluster Tegra194: console driver compilation from platform makefiles Tegra194: memctrl: platform handler for TZDRAM setup Tegra194: memctrl: override SE client as coherent Tegra194: save system suspend entry marker to TZDRAM Tegra194: helper functions for CPU rst handler and SMMU ctx offset Tegra194: cleanup references to Tegra186 Tegra194: mce: display NVG header version during boot Tegra194: mce: fix cg_cstate encoding format Tegra194: drivers: SE and RNG1/PKA1 context save support Tegra194: rename secure scratch register macros Tegra194: SiP: Fix Rule 8.4 and Rule 10.4 violation Tegra194: mce: remove unsupported functionality Tegra194: sanity check target cluster during core power on Tegra194: fix defects flagged by MISRA scan Tegra194: mce: fix defects flagged by MISRA scan Tegra194: remove the GPU reset register macro Tegra194: MC registers to allow CPU accesses to TZRAM Tegra194: increase MAX_MMAP_REGIONS macro value Tegra194: update nvg header to v6.1 Tegra194: update cache operations supported by the ROC Tegra194: memctrl: platform handlers to reprogram MSS Tegra194: core and cluster count values Tegra194: correct the TEGRA_CAR_RESET_BASE macro value Tegra194: add MC_SECURITY mask defines Tegra194: Update wake mask, wake time for cpu offlining Tegra194: program stream ids for XUSB Tegra194: Update checks for c-state stats Tegra194: smmu: fix mask for board revision id Tegra194: smmu: ISO support Tegra194: Initialize smmu on system suspend exit Tegra194: Update cpu core-id calculation Tegra194: read-modify-write ACTLR_ELx registers Tegra194: Enable fake system suspend Tegra194: convert 'target_cpu' and 'target_cluster' to 32-bits Tegra194: platform support for memctrl/smmu drivers Tegra194: Support for cpu suspend
show more ...
|
| #
02b3e311 |
| 08-Nov-2017 |
Steven Kao <skao@nvidia.com> |
Tegra194: update nvg header to v6.4
This patch updates the header, t194_nvg.h, to v6.4. This gets it in synch with MTS pre-release 2 - cl39748439.
Change-Id: I1093c9f5dea7b7f230b3267c90b54b7f3005ec
Tegra194: update nvg header to v6.4
This patch updates the header, t194_nvg.h, to v6.4. This gets it in synch with MTS pre-release 2 - cl39748439.
Change-Id: I1093c9f5dea7b7f230b3267c90b54b7f3005ecd7 Signed-off-by: Steven Kao <skao@nvidia.com>
show more ...
|
| #
2bda9202 |
| 29-Sep-2017 |
Steven Kao <skao@nvidia.com> |
Tegra194: update nvg header to v6.1
This patch updates t194_nvg.h to v6.1 and does not issue NVG commands for unsupported platforms.
Change-Id: I506b594a70a3651d01a412ab79b3c8919b1d66f1 Signed-off-
Tegra194: update nvg header to v6.1
This patch updates t194_nvg.h to v6.1 and does not issue NVG commands for unsupported platforms.
Change-Id: I506b594a70a3651d01a412ab79b3c8919b1d66f1 Signed-off-by: Steven Kao <skao@nvidia.com>
show more ...
|
| #
a0119429 |
| 13-Nov-2019 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge changes from topic "tegra-downstream-092319" into integration
* changes: Tegra194: add macros for security carveout configuration registers Tegra194: add 'TEGRA_TMRUS_SIZE' macro Tegra19
Merge changes from topic "tegra-downstream-092319" into integration
* changes: Tegra194: add macros for security carveout configuration registers Tegra194: add 'TEGRA_TMRUS_SIZE' macro Tegra194: Fix TEGRA186_SMMU_CTX_SIZE Tegra194: Dont run MCE firmware on Emulation Tegra194: remove GPU, MPCORE and PTC registers from streamid list Tegra194: Support SMC64 encoding for MCE calls Tegra194: Enable MCE driver Tegra194: enable SMMU Tegra194: add support for multiple SMMU devices Tegra194: add SMMU and mc_sid support Tegra194: psci: support for 64-bit TZDRAM base Tegra194: base commit for the platform Revert "Tegra: Add support for fake system suspend"
show more ...
|
| #
9808032c |
| 05-Jan-2017 |
Steven Kao <skao@nvidia.com> |
Tegra194: Enable MCE driver
This patch enable MCE driver for T19x SoC. The MCE driver takes care of the communication with the MCE firmware to achieve:
- Cold boot - Warm boot - Core/Cluster/System
Tegra194: Enable MCE driver
This patch enable MCE driver for T19x SoC. The MCE driver takes care of the communication with the MCE firmware to achieve:
- Cold boot - Warm boot - Core/Cluster/System Power management - Custom MCE requests
Change-Id: I75854c0b649a691e9b244d9ed9fc1c19743e3e8d Signed-off-by: Steven Kao <skao@nvidia.com>
show more ...
|