| #
ed253f54 |
| 11-Apr-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: clean sram before mcu used
Clean cache to flush parameters into SRAM before MCU using them.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|
| #
483dce7e |
| 11-Apr-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: update ddr initialization
Fix that DDR can't work at 533MHz. Now step to set DDR frequency from 150MHz to 800MHz. DDR could work among these frequency, 150MHz, 266MHz, 400MHz, 533MHz and 800M
hikey: update ddr initialization
Fix that DDR can't work at 533MHz. Now step to set DDR frequency from 150MHz to 800MHz. DDR could work among these frequency, 150MHz, 266MHz, 400MHz, 533MHz and 800MHz.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
show more ...
|
| #
6ab136c2 |
| 29-Mar-2018 |
Dimitris Papastamos <dimitris.papastamos@arm.com> |
Merge pull request #1313 from jonathanwright-ARM/jw/MISRA-switch-statements
Fix switch statements to comply with MISRA rules
|
| #
649c48f5 |
| 14-Mar-2018 |
Jonathan Wright <jonathan.wright@arm.com> |
plat: fix switch statements to comply with MISRA rules
Ensure (where possible) that switch statements in plat comply with MISRA rules 16.1 - 16.7.
Change-Id: Ie4a7d2fd10f6141c0cfb89317ea28a75539162
plat: fix switch statements to comply with MISRA rules
Ensure (where possible) that switch statements in plat comply with MISRA rules 16.1 - 16.7.
Change-Id: Ie4a7d2fd10f6141c0cfb89317ea28a755391622f Signed-off-by: Jonathan Wright <jonathan.wright@arm.com>
show more ...
|
| #
0d48df84 |
| 23-Mar-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1280 from gitfineon/master
plat/hikey: split boot memory layout to dedicated file
|
| #
4368ae07 |
| 22-Feb-2018 |
Michael Brandl <git@fineon.pw> |
plat/hikey: boot memory layout to dedicated file
Boot memory layout is specific for a platform, but should not be mixed up with other platform specific attributes. A separate file is much cleaner an
plat/hikey: boot memory layout to dedicated file
Boot memory layout is specific for a platform, but should not be mixed up with other platform specific attributes. A separate file is much cleaner and better to compare with other platforms. Take a look at plat/poplar where it is done the same way.
Moved hikey_def.h to system include folder and moved includes from hikey_def.h to more general platform_def.h.
Signed-off-by: Michael Brandl <git@fineon.pw>
show more ...
|
| #
bf35944b |
| 08-Mar-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1277 from hzhuang1/testing/bl2_el3_v0.6
hikey: migrate to BL2_EL3
|
| #
054c3e0f |
| 05-Mar-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: move out duplicated code
Create hikey_bl_common.c to store duplicated initialization code in BL1 and BL2.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|
| #
a628b1ab |
| 25-Jan-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: migrate to bl2_el3
Since non-TF ROM is used in HiKey platform (Hisilicon Hi6220 SoC), replace BL1 by BL2_EL3 in normal boot mode.
When we recovery images in recovery mode, keep to use BL1.
hikey: migrate to bl2_el3
Since non-TF ROM is used in HiKey platform (Hisilicon Hi6220 SoC), replace BL1 by BL2_EL3 in normal boot mode.
When we recovery images in recovery mode, keep to use BL1.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
show more ...
|
| #
a9b3021e |
| 29-Jan-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: clean dcache for SRAM after initialized
Although SRAM is initialized, DCACHE should be cleaned too. Because MCU is a parrallel core to access SRAM. We need to make sure that initialized value
hikey: clean dcache for SRAM after initialized
Although SRAM is initialized, DCACHE should be cleaned too. Because MCU is a parrallel core to access SRAM. We need to make sure that initialized value is really written to SRAM before MCU using it.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
show more ...
|
| #
103c213c |
| 28-Jan-2018 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: drop LOAD_IMAGE v1
Since LOAD_IMAGE_V2 is always enabled in HiKey platform. Drop LOAD_IMAGE v1 to simplify code.
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
|
| #
5df27780 |
| 26-Jan-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1205 from petegriffin/hikey-protect-memory
Hikey protect optee / sdp memory
|
| #
3d5d9f5a |
| 04-May-2015 |
Jerome Forissier <jerome.forissier@linaro.org> |
hikey: configure the top 16MB of DRAM as secure
DRAM region 0x3f000000 - 0x3fffffff is reserved for OP-TEE and should therefore be accessible only from secure world.
Signed-off-by: Jerome Forissier
hikey: configure the top 16MB of DRAM as secure
DRAM region 0x3f000000 - 0x3fffffff is reserved for OP-TEE and should therefore be accessible only from secure world.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Acked-by: Victor Chong <victor.chong@linaro.org>
show more ...
|
| #
edbd7bb7 |
| 14-Sep-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1098 from vchong/boot_without_spd
hikey*: boot without spd
|
| #
5ad0de14 |
| 13-Sep-2017 |
Victor Chong <victor.chong@linaro.org> |
hikey*: Fix typo
Signed-off-by: Victor Chong <victor.chong@linaro.org>
|
| #
8b6385de |
| 07-Sep-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1082 from vchong/load_img_v2_parse_optee_header
hikey*: Add LOAD_IMAGE_V2 and OP-TEE header parsing support
|
| #
b16bb16e |
| 16-Aug-2017 |
Victor Chong <victor.chong@linaro.org> |
hikey*: Support Trusted OS extra image (OP-TEE header) parsing
Signed-off-by: Victor Chong <victor.chong@linaro.org>
|
| #
2de0c5cc |
| 17-Aug-2017 |
Victor Chong <victor.chong@linaro.org> |
hikey*: Add LOAD_IMAGE_V2 support
Signed-off-by: Victor Chong <victor.chong@linaro.org> Signed-off-by: Leo Yan <leo.yan@linaro.org>
|
| #
8f83003b |
| 14-Jul-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1028 from vchong/bl32_optee_support_v2
hikey: Add BL32 (OP-TEE) support v2
|
| #
3b6e88a2 |
| 27-May-2017 |
Victor Chong <victor.chong@linaro.org> |
hikey: Add BL32 (OP-TEE) support
Signed-off-by: Victor Chong <victor.chong@linaro.org>
|
| #
562aef8e |
| 25-May-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #950 from danh-arm/hz/hikey
HiKey v3
|
| #
32e9fc1a |
| 24-May-2017 |
Haojian Zhuang <haojian.zhuang@linaro.org> |
hikey: support BL2
BL2 is used to load BL31 and SCP_BL2. In HiKey platform, SCP_BL2 is the mcu firmware that is used to scale cpu frequency and switch low power mode.
Change-Id: I1621aa65bea989fd12
hikey: support BL2
BL2 is used to load BL31 and SCP_BL2. In HiKey platform, SCP_BL2 is the mcu firmware that is used to scale cpu frequency and switch low power mode.
Change-Id: I1621aa65bea989fd125ee8502fd56ef72362bf97 Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org> Signed-off-by: Dan Handley <dan.handley@arm.com>
show more ...
|