| d8dc1cfa | 08-Feb-2024 |
Prasad Kummari <prasad.kummari@amd.com> |
docs(versal): update SMC convention
Updated documentation for SMC SiP calling conventions for IPI, PM, and SiP Service queries.
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: Ic2
docs(versal): update SMC convention
Updated documentation for SMC SiP calling conventions for IPI, PM, and SiP Service queries.
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: Ic232551bb09152124da5226673c88e1a34a384c4
show more ...
|
| 93163d98 | 08-Feb-2024 |
Prasad Kummari <prasad.kummari@amd.com> |
docs(zynqmp): update SMC convention
Updated documentation for SMC SiP calling conventions for IPI, PM, and SiP Service queries.
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: I89
docs(zynqmp): update SMC convention
Updated documentation for SMC SiP calling conventions for IPI, PM, and SiP Service queries.
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Change-Id: I8904628d41b47596257f06791bffb7cde35879de
show more ...
|
| 0686a01b | 11-Apr-2022 |
Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> |
feat(arm): add trusty_sp_fw_config build option
Also increase add PLAT_ARM_SP_MAX_SIZE to override the default ARM_SP_MAX_SIZE to support Trusty image and move OPTEE_SP_FW_CONFIG documentation to bu
feat(arm): add trusty_sp_fw_config build option
Also increase add PLAT_ARM_SP_MAX_SIZE to override the default ARM_SP_MAX_SIZE to support Trusty image and move OPTEE_SP_FW_CONFIG documentation to build-internals.rst as it's not externally set-able.
Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com> Change-Id: Ief90ae9113d32265ee2200f35f3e517b7b9a4bea
show more ...
|
| a1e6467b | 03-Feb-2024 |
Rohit Mathew <Rohit.Mathew@arm.com> |
refactor(sgi): replace build-option prefix to "NRD"
As of now, CSS_SGI_PLATFORM_VARIANT and CSS_SGI_CHIP_COUNT are the external build option that "sgi" platforms support. As "sgi" has been renamed t
refactor(sgi): replace build-option prefix to "NRD"
As of now, CSS_SGI_PLATFORM_VARIANT and CSS_SGI_CHIP_COUNT are the external build option that "sgi" platforms support. As "sgi" has been renamed to "neoverse_rd" and the source files have been migrated out of the css directory, replace the prefix "CSS_SGI" with "NRD".
Signed-off-by: Rohit Mathew <Rohit.Mathew@arm.com> Change-Id: I27989ff42404d823dd2a8cd22ff485497ccb62d4
show more ...
|
| 4ced5956 | 03-Feb-2024 |
Rohit Mathew <Rohit.Mathew@arm.com> |
refactor(sgi): move neoverse_rd out of css
Currently, neoverse_rd is hosted under the "css" directory. However, "css" directory is more relevant for hosting css definitions and corresponding sources
refactor(sgi): move neoverse_rd out of css
Currently, neoverse_rd is hosted under the "css" directory. However, "css" directory is more relevant for hosting css definitions and corresponding sources. Since neoverse_rd hosts source and header for css and soc, move neoverse_rd from css to board folder. Consolidate common sources and headers under neoverse_rd/common. Additionally, group RD-V1, RD-V1-MC, RD-N2, RD-N1-Edgex2 and SGI-575 within neoverse_rd/platform. With the changes in this commit, the tree view would look as follows:
plat/arm/board/neoverse_rd/ ├── common │ ├── arch │ ├── include │ └── ras └── platform ├── rdn1edge ├── rdn2 ├── rdv1 ├── rdv1mc └── sgi575
Signed-off-by: Rohit Mathew <Rohit.Mathew@arm.com> Change-Id: Iaccc86bc9d415f5c045c834902241fcf3c00277b
show more ...
|
| c669f653 | 03-Feb-2024 |
Rohit Mathew <Rohit.Mathew@arm.com> |
refactor(sgi): move from "sgi" to "neoverse_rd"
Currently, reference design platforms such as RD-N2, RD-N1-Edge, RD-V1-MC, RD-V1 and SGI-575 utilize "css/sgi" as the common source directory. The "sg
refactor(sgi): move from "sgi" to "neoverse_rd"
Currently, reference design platforms such as RD-N2, RD-N1-Edge, RD-V1-MC, RD-V1 and SGI-575 utilize "css/sgi" as the common source directory. The "sgi" prefix originated from the System Guidance for Infrastructure (SGI) and was initially associated with the SGI-575 platform. However, subsequent platforms released were under the Neoverse Reference Design product name.
To align with the Neoverse Reference Design nomenclature, rename the common source directory from "css/sgi" to "css/neoverse_rd" and update all file prefixes from "sgi" to "nrd."
Signed-off-by: Rohit Mathew <Rohit.Mathew@arm.com> Change-Id: I3dcbb31b9ab202e82caf25218ba33c520dcea4e4
show more ...
|
| c69253cc | 11-Jan-2024 |
Rohit Mathew <Rohit.Mathew@arm.com> |
feat(rde1edge): remove support for RD-E1-Edge
As RD-E1_Edge is no longer actively supported and has been in the deprecated list for a while, remove its support.
Signed-off-by: Rohit Mathew <Rohit.M
feat(rde1edge): remove support for RD-E1-Edge
As RD-E1_Edge is no longer actively supported and has been in the deprecated list for a while, remove its support.
Signed-off-by: Rohit Mathew <Rohit.Mathew@arm.com> Change-Id: Iff66ad498dd99e44e2e6b79251ba2cbefbd5f3eb
show more ...
|
| 64e3efe7 | 20-Feb-2024 |
Lauren Wehrmeister <lauren.wehrmeister@arm.com> |
Merge "docs(threat_model): mark power analysis threats out-of-scope" into integration |
| b11d8b82 | 19-Feb-2024 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "docs(sdei): provide security guidelines when using SDEI" into integration |
| 1c9acfba | 19-Feb-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "test(fvp): remove `FVP_Foundation` model support" into integration |
| 3e95bea5 | 11-Jan-2024 |
Manish Pandey <manish.pandey2@arm.com> |
docs(sdei): provide security guidelines when using SDEI
Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> Change-Id: I
docs(sdei): provide security guidelines when using SDEI
Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> Change-Id: Ic27bdc88186f6805adee2f452503856e213a4710
show more ...
|
| 077d8b39 | 12-Feb-2024 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
docs(threat_model): mark power analysis threats out-of-scope
Exclude the threat of power analysis side-channel attacks from consideration in the TF-A generic threat model.
Signed-off-by: Manish V B
docs(threat_model): mark power analysis threats out-of-scope
Exclude the threat of power analysis side-channel attacks from consideration in the TF-A generic threat model.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: I5b245f33609fe8948e473ce4484898db5ff8db4d
show more ...
|
| a67030c4 | 06-Feb-2024 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
docs: update FVP TC2 model version and build (11.23/17)
Update the FVP TC2 model version and build (11.23/17) to match the version used for testing in TF-A OpenCI.
Signed-off-by: Manish V Badarkhe
docs: update FVP TC2 model version and build (11.23/17)
Update the FVP TC2 model version and build (11.23/17) to match the version used for testing in TF-A OpenCI.
Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Change-Id: Ic7411ee4863428b7dfbe43cf39abfc2269f3c3ae
show more ...
|
| 8e397889 | 26-Jan-2024 |
Govindraj Raja <govindraj.raja@arm.com> |
feat(mte): add mte2 feat
Add support for feat mte2. tfsr_el2 is available only with mte2, however currently its context_save/restore is done with mte rather than mte2, so introduce 'is_feat_mte2_sup
feat(mte): add mte2 feat
Add support for feat mte2. tfsr_el2 is available only with mte2, however currently its context_save/restore is done with mte rather than mte2, so introduce 'is_feat_mte2_supported' to check mte2.
Change-Id: I108d9989a8f5b4d1d2f3b9865a914056fa566cf2 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| 4f6c9397 | 12-Feb-2024 |
Chris Kay <chris.kay@arm.com> |
test(fvp): remove `FVP_Foundation` model support
This model has been subsumed by the `FVP_Base` model, which is now available publicly. We no longer have a need to test the Foundation model, and can
test(fvp): remove `FVP_Foundation` model support
This model has been subsumed by the `FVP_Base` model, which is now available publicly. We no longer have a need to test the Foundation model, and can shave off a few minutes of CI time by removing it.
Change-Id: Iaa0f23f2efd9ba431d06c8da2be14b76f6974b0a Signed-off-by: Chris Kay <chris.kay@arm.com>
show more ...
|
| 5d9711fe | 02-Feb-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
docs(auth): add more information about CoTs
Explain that platforms are free to define their own Chain of Trust (CoT) based on their needs but default ones are provided in TF-A source code: TBBR, dua
docs(auth): add more information about CoTs
Explain that platforms are free to define their own Chain of Trust (CoT) based on their needs but default ones are provided in TF-A source code: TBBR, dualroot and CCA.
Give a brief overview of the use case for each of these CoTs.
Simplified diagrams are also provided for the TBBR and dualroot CoTs - CCA CoT is missing such a diagram right now, it should be provided as a future improvement.
Also do some cosmetic changes along the way.
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> Change-Id: I7c4014d4d12d852b0ae5632ba9c71a9ad266080a
show more ...
|
| 52eb1741 | 09-Feb-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "docs(auth): add missing AUTH_PARAM_NV_CTR value" into integration |
| ce19ebd2 | 07-Feb-2024 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge changes from topic "ja/spm_rme" into integration
* changes: docs: change FVP argument in RME configuration feat(fvp): added calls to unprotect/protect memory |
| 9198ad5b | 07-Feb-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "docs: fix link to TBBR specification" into integration |
| dfa8b3ba | 06-Feb-2024 |
Lauren Wehrmeister <lauren.wehrmeister@arm.com> |
Merge "fix(cpus): workaround for Cortex-A715 erratum 2561034" into integration |
| fb7f6a44 | 06-Feb-2024 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge "fix(rockchip): fix documentation in how build bl31 in AARCH64" into integration |
| e0afd147 | 06-Feb-2024 |
J-Alves <joao.alves@arm.com> |
docs: change FVP argument in RME configuration
In RME documentation use "bp.secure_memory=0" to disable TZC, and avoid conflicts with SPM in 4-world configuration.
Signed-off-by: J-Alves <joao.alve
docs: change FVP argument in RME configuration
In RME documentation use "bp.secure_memory=0" to disable TZC, and avoid conflicts with SPM in 4-world configuration.
Signed-off-by: J-Alves <joao.alves@arm.com> Change-Id: I532bca8ab3bd3e6d4f18b5aa7e848c533e016f39
show more ...
|
| 6a6b2823 | 25-Jan-2024 |
Bipin Ravi <bipin.ravi@arm.com> |
fix(cpus): workaround for Cortex-A715 erratum 2561034
Cortex-A715 erratum 2561034 is a Cat B erratum that applies to revision r1p0 and is fixed in r1p1.
The workaround is to set bit[26] in CPUACTLR
fix(cpus): workaround for Cortex-A715 erratum 2561034
Cortex-A715 erratum 2561034 is a Cat B erratum that applies to revision r1p0 and is fixed in r1p1.
The workaround is to set bit[26] in CPUACTLR2_EL1. Setting this bit is not expected to have a significant performance impact.
SDEN documentation: https://developer.arm.com/documentation/SDEN2148827/latest
Change-Id: I377f250a2994b6ced3ac7d93f947af6ceb690d49 Signed-off-by: Bipin Ravi <bipin.ravi@arm.com>
show more ...
|
| e3f9ed85 | 02-Feb-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
docs(auth): add missing AUTH_PARAM_NV_CTR value
Section "Describing the authentication method(s)" of the Authentication Framework documentation shows the authentication parameters types (auth_param_
docs(auth): add missing AUTH_PARAM_NV_CTR value
Section "Describing the authentication method(s)" of the Authentication Framework documentation shows the authentication parameters types (auth_param_type_t enum type) but is missing the AUTH_PARAM_NV_CTR value. Add it.
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> Change-Id: I7c9022badfb039bfa9f999ecee40f18b49e6764c
show more ...
|
| 4290d343 | 02-Feb-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
docs: fix link to TBBR specification
The former link pointed to a page which displayed the following warning message:
We could not find that page in the latest version, so we have taken you to
docs: fix link to TBBR specification
The former link pointed to a page which displayed the following warning message:
We could not find that page in the latest version, so we have taken you to the first page instead
Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> Change-Id: Icf9277770e38bc5e602b75052c2386301984238d
show more ...
|