| 6bfd8c14 | 18-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: fix TEE_ALG_RSASSA_PKCS1_* signing
Signing with the algorithms TEE_ALG_RSASSA_PKCS1_* allows an optional parameter, salt length. If the salt lengths isn't supplied the default value should be
core: fix TEE_ALG_RSASSA_PKCS1_* signing
Signing with the algorithms TEE_ALG_RSASSA_PKCS1_* allows an optional parameter, salt length. If the salt lengths isn't supplied the default value should be the length of the digest.
Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU) Suggested-by: Cedric Chaumont <cedric.chaumont@st.com> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| e2697b9b | 18-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: ltc: dsa_sign() check size of hash
Checks size of supplied message to match the size of the digest prior to signing the message. Similar to what is done in rsassa_sign() except that the digest
core: ltc: dsa_sign() check size of hash
Checks size of supplied message to match the size of the digest prior to signing the message. Similar to what is done in rsassa_sign() except that the digest size must not exceed the modulus (q) size.
Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| e450de74 | 17-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: fix attribute size check of transient object
Fixes bad check of attribute size when populating a transient object.
Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jerome Foriss
core: fix attribute size check of transient object
Fixes bad check of attribute size when populating a transient object.
Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 6732c943 | 25-May-2016 |
David Brown <david.brown@linaro.org> |
Change some fs messages to debug
Trying to open a file that doesn't exist, or trying to write to a file that does exist are part of normal use of a filesystem. Demote these two messages to debug in
Change some fs messages to debug
Trying to open a file that doesn't exist, or trying to write to a file that does exist are part of normal use of a filesystem. Demote these two messages to debug instead of error to avoid flooding the error log with messages that come from ordinary use.
Signed-off-by: David Brown <david.brown@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| b3f9a3ea | 21-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: arm: invalidate i-cache inner shareable
When invalidating i-cache and branch predictor use inner shareable (icialluis and bpiallis) versions of the operations to make it visible to other cores
core: arm: invalidate i-cache inner shareable
When invalidating i-cache and branch predictor use inner shareable (icialluis and bpiallis) versions of the operations to make it visible to other cores.
Fixes occasional problem with pager with multiple active threads.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (HiKey) Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| ce72d0c6 | 11-Mar-2016 |
Victor Chong <victor.chong@linaro.org> |
drivers: add gpio framework and pl061 driver
Suggested-by: Haojian Zhuang <haojian.zhuang@linaro.org> Signed-off-by: Victor Chong <victor.chong@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklande
drivers: add gpio framework and pl061 driver
Suggested-by: Haojian Zhuang <haojian.zhuang@linaro.org> Signed-off-by: Victor Chong <victor.chong@linaro.org> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
show more ...
|
| 50ffad36 | 18-May-2016 |
Pascal Brand <pascal.brand@st.com> |
Persistent objects: save handle information
When creating a Persistent Object (TEE_CreatePersistentObject) using an object handle, the information and attributes related to the handle are saved.
Th
Persistent objects: save handle information
When creating a Persistent Object (TEE_CreatePersistentObject) using an object handle, the information and attributes related to the handle are saved.
The information are restored when opening the object (TEE_OpenPersistentObject)
Fixes #785
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Pascal Brand <pascal.brand@st.com>
show more ...
|
| 2dac4a2d | 18-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: fix fiq delivery in Aarch64
Prior to this patch reception of a FIQ while in secure user mode (secure EL0) would be treated as if an IRQ was received instead. This resulted in an exit to normal
core: fix fiq delivery in Aarch64
Prior to this patch reception of a FIQ while in secure user mode (secure EL0) would be treated as if an IRQ was received instead. This resulted in an exit to normal world and when FIQ was unmasked it would be re-triggered but this time received as an FIQ received while in normal world.
This patch fixes this and handles FIQ directly when received while in secure user mode.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (FVP) Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| a93984d7 | 08-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: bugfix generic boot init_runtime()
Fixes confusion of virtual and physical addresses in init_runtime() in core/arch/arm/kernel/generic_boot.c.
Tested-by: Pascal Brand <pascal.brand@linaro.org
core: bugfix generic boot init_runtime()
Fixes confusion of virtual and physical addresses in init_runtime() in core/arch/arm/kernel/generic_boot.c.
Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM) Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Jerome Forissier <jerome.forissier@linaro.org> (HiKey) Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU) Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| c555a57c | 08-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: add core_mmu_get_type_by_pa()
Adds core_mmu_get_type_by_pa() to find memory type based on physical address.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joaki
core: add core_mmu_get_type_by_pa()
Adds core_mmu_get_type_by_pa() to find memory type based on physical address.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| aaf56f28 | 11-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: pl310 functions take a base address
Updates PL310 functions to take a base address of the PL310 device to be able to handle non-linear mappings.
Reviewed-by: Pascal Brand <pascal.brand@linaro
core: pl310 functions take a base address
Updates PL310 functions to take a base address of the PL310 device to be able to handle non-linear mappings.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| c6c3cd92 | 10-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-stm: translate uart base address before use
Translates physical addresses used for uart register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pa
plat-stm: translate uart base address before use
Translates physical addresses used for uart register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 36c3568c | 09-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-imx: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand
plat-imx: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| ffc52832 | 09-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-ls: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand
plat-ls: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 5cc4d5f1 | 09-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-mediatek: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal
plat-mediatek: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| dc6daad5 | 09-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-ti: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand
plat-ti: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| ebbef0ca | 09-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-hikey: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Bra
plat-hikey: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 6a5373f2 | 09-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-sunxi: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Bra
plat-sunxi: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| c86d3012 | 02-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
plat-vexpress: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal
plat-vexpress: translate pa base addr before use
Translates physical addresses used for register base addresses before use to be able to handle non-linear mapping of addresses.
Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 26280f02 | 16-May-2016 |
Pascal Brand <pascal.brand@st.com> |
ltc: Fix CFG_CRYPTO=n CFG_CRYPTO_ECC=y
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org Signed-off-by: Pascal Brand <pascal.brand@st.com> |
| 307c5aae | 08-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: bugfix tee_svc_copy_param()
tee_svc_copy_param() was doing a phys_to_virt() as if the physical memory was in TEE ram. This patch fixes that by doing the lookup in TA ram instead.
Reviewed-by:
core: bugfix tee_svc_copy_param()
tee_svc_copy_param() was doing a phys_to_virt() as if the physical memory was in TEE ram. This patch fixes that by doing the lookup in TA ram instead.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Tested-by: Pascal Brand <pascal.brand@linaro.org> (STM) Tested-by: Jens Wiklander <jens.wiklander@linaro.org> (QEMU) Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 6fc880b0 | 08-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: bugfix teecore_init_*_ram()
Fixes confusion of virtual and physical addresses in teecore_init_ta_ram() and teecore_init_pub_ram().
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
core: bugfix teecore_init_*_ram()
Fixes confusion of virtual and physical addresses in teecore_init_ta_ram() and teecore_init_pub_ram().
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 285be766 | 08-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: bugfix address translation for user TA entry
Bugfixes address translation for user TA stack pointer and pointer to parameters.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Revi
core: bugfix address translation for user TA entry
Bugfixes address translation for user TA stack pointer and pointer to parameters.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 37070d93 | 02-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: remove kmap interface
Removes kmap interface as the secure DDR memory is mapped already.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@li
core: remove kmap interface
Removes kmap interface as the secure DDR memory is mapped already.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 044b1b79 | 02-May-2016 |
Jens Wiklander <jens.wiklander@linaro.org> |
core: bugfix pcsc driver
Fixes pscs driver to translate base address of register to virtual address before use to be able to handle non-linear mapping of memory.
Reviewed-by: Jerome Forissier <jero
core: bugfix pcsc driver
Fixes pscs driver to translate base address of register to virtual address before use to be able to handle non-linear mapping of memory.
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Pascal Brand <pascal.brand@linaro.org> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|