| acd0d2a9 | 06-Jun-2023 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
dts: stm32: add IWDG[1-2] nodes in stm32mp25x soc device-tree
Add support for IWDG[1-2] in stm32mp25x soc device-trees.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gat
dts: stm32: add IWDG[1-2] nodes in stm32mp25x soc device-tree
Add support for IWDG[1-2] in stm32mp25x soc device-trees.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| bf491f27 | 18-Jul-2025 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_iwdg: move setup function in probe
Setup and probe are meaning mostly the same. Moving the `setup` function content in probe improves readability.
Signed-off-by: Clément Le Goffic <c
drivers: stm32_iwdg: move setup function in probe
Setup and probe are meaning mostly the same. Moving the `setup` function content in probe improves readability.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 4a62f44c | 13-May-2025 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_iwdg: change prescaler value to 1024
Increase the prescaler value to 1024 in order to increase watchdog timeout value. ((2^12) * 1024) / 32767 = 128 It will allow watchdog timeout up
drivers: stm32_iwdg: change prescaler value to 1024
Increase the prescaler value to 1024 in order to increase watchdog timeout value. ((2^12) * 1024) / 32767 = 128 It will allow watchdog timeout up to 128s. Also multiply the IWDG_TIMEOUT_US by 4, same as the prescaler value.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| b49d10f7 | 06-Feb-2025 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: stm32_iwdg: reload for stopped watchdog
For stopped watchdog, use the early interruption to reload the watchdog without panic, the driver uses ULONG_MAX as an infinite reload indication.
S
drivers: stm32_iwdg: reload for stopped watchdog
For stopped watchdog, use the early interruption to reload the watchdog without panic, the driver uses ULONG_MAX as an infinite reload indication.
Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| f6ee86ec | 05-Sep-2024 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_iwdg: add support for extended watchdog timeout
This commit enhances the STM32 IWDG driver to support extended watchdog timeouts. It introduces new fields in the `stm32_iwdg_device` s
drivers: stm32_iwdg: add support for extended watchdog timeout
This commit enhances the STM32 IWDG driver to support extended watchdog timeouts. It introduces new fields in the `stm32_iwdg_device` structure, updates the interrupt handler to handle multiple refresh cycles, and improves the timeout handling logic to manage and calculate extended timeouts accurately.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| dff60fe8 | 21-May-2024 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_iwdg: add stop watchdog handler
Implement .stop watchdog handler in order to allow the platform to `halt` well.
The platform does not allow a way to stop an IWDG once started but a s
drivers: stm32_iwdg: add stop watchdog handler
Implement .stop watchdog handler in order to allow the platform to `halt` well.
The platform does not allow a way to stop an IWDG once started but a solution exists. We disable the platform reset ability of the IWDG we use and the IRQ associated if the reset property is present in the DT.
Be careful, on STM32MP2 platforms, in A35TDCID, the system reset of the IWDG1 cannot be disabled. Therefore, only the IWDG2 can be stopped. The same behavior applies for IWDG3 in M33TDCID, you'll have to use the IWDG4.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 235baec9 | 18-Dec-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_iwdg: disable clocks during PM standby
Disable STM32 IWDG clock during low power state.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Clément Le Goffi
drivers: stm32_iwdg: disable clocks during PM standby
Disable STM32 IWDG clock during low power state.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| e4b8d29a | 18-Dec-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_iwdg: early watchdog interrupt
When the secure device tree defines an interrupt, register a handler to notify secure world of a possible watchdog expiration.
Signed-off-by: Etienne C
drivers: stm32_iwdg: early watchdog interrupt
When the secure device tree defines an interrupt, register a handler to notify secure world of a possible watchdog expiration.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 856a5c76 | 18-Jul-2025 |
Joseph Lo <josephl@nvidia.com> |
core: maintain the panicked TAs with instanceKeepCrashed property
TA context lists should retain panicked TAs (those with the TA_FLAG_SINGLE_INSTANCE, TA_FLAG_INSTANCE_KEEP_ALIVE, and TA_FLAG_INSTAN
core: maintain the panicked TAs with instanceKeepCrashed property
TA context lists should retain panicked TAs (those with the TA_FLAG_SINGLE_INSTANCE, TA_FLAG_INSTANCE_KEEP_ALIVE, and TA_FLAG_INSTANCE_KEEP_CRASHED flags) to maintain their panicked state and prevent respawning.
Fixes: 941a58d78c99 ("Add optee.ta.instanceKeepCrashed property") Signed-off-by: Joseph Lo <josephl@nvidia.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| 847ee293 | 16-Jul-2025 |
Akshay Belsare <akshay.belsare@amd.com> |
plat-versal2: use auto PA bit discovery
Removes hardcoded configuration for large physical address and ARM64 PA bits, enabling automatic discovery of the maximal PA supported by the hardware.
Signe
plat-versal2: use auto PA bit discovery
Removes hardcoded configuration for large physical address and ARM64 PA bits, enabling automatic discovery of the maximal PA supported by the hardware.
Signed-off-by: Akshay Belsare <akshay.belsare@amd.com> Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| d8bfc12a | 25-Apr-2025 |
Thomas Bourgoin <thomas.bourgoin@foss.st.com> |
plat: stm32mp2: sysconf: fix CA35SS register names
Align register names with the reference manuel for Arm Cortex-A35 (CA35SS) - CA35SS SYSCFG registers (with 0x2000 offset) - CA35SS Standardized sta
plat: stm32mp2: sysconf: fix CA35SS register names
Align register names with the reference manuel for Arm Cortex-A35 (CA35SS) - CA35SS SYSCFG registers (with 0x2000 offset) - CA35SS Standardized status and control (SSC) registers
This path removes the confusion between SSC and subsystem (SS).
Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Co-developed-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| fcbd9ef9 | 25-Apr-2025 |
Thomas Bourgoin <thomas.bourgoin@foss.st.com> |
plat-stm32mp2: sysconfig: fix ordering of SYSCFG defines
Reorder SYSCFG defines to prepare renaming so the defines use the same name as the one in the reference manual.
Signed-off-by: Thomas Bourgo
plat-stm32mp2: sysconfig: fix ordering of SYSCFG defines
Reorder SYSCFG defines to prepare renaming so the defines use the same name as the one in the reference manual.
Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 2186f9e0 | 13-Jun-2025 |
Sungbae Yoo <sungbaey@nvidia.com> |
drivers: ffa_console: add support for multiple character at once
FFA console will use FFA_CONSOLE_LOG_32 as a default if the current SPMD does not support FFA_CONSOLE_LOG_64.
Signed-off-by: Sungbae
drivers: ffa_console: add support for multiple character at once
FFA console will use FFA_CONSOLE_LOG_32 as a default if the current SPMD does not support FFA_CONSOLE_LOG_64.
Signed-off-by: Sungbae Yoo <sungbaey@nvidia.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 112396a5 | 17-Jun-2025 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_tamp: implement reset on tamper event
In case the behavior on a tamper event detection is to reset the platform, call the do_reset() API to force a system reset.
Signed-off-by: Gatie
drivers: stm32_tamp: implement reset on tamper event
In case the behavior on a tamper event detection is to reset the platform, call the do_reset() API to force a system reset.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| e29eb9dd | 17-Jun-2025 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
plat-stm32mp1: implement do_reset() API to force a system reset
Implement the do_reset() API that traps all cores if the SoC has multiple cores, then prints a message and forces a system reset.
Sig
plat-stm32mp1: implement do_reset() API to force a system reset
Implement the do_reset() API that traps all cores if the SoC has multiple cores, then prints a message and forces a system reset.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 072babca | 16-Jun-2025 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
plat-stm32mp2: implement do_reset() API to force a system reset
Implement the do_reset() API that traps all cores if the SoC has multiple cores, then prints a message and forces a system reset.
Sig
plat-stm32mp2: implement do_reset() API to force a system reset
Implement the do_reset() API that traps all cores if the SoC has multiple cores, then prints a message and forces a system reset.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 7653887e | 18-Jun-2025 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
core: panic: allow core halting on SGI in other cases than panic()
There may be cases where we want to halt several cores outside of a panic() sequence.
Therefore, add CFG_MULTI_CORE_HALTING switch
core: panic: allow core halting on SGI in other cases than panic()
There may be cases where we want to halt several cores outside of a panic() sequence.
Therefore, add CFG_MULTI_CORE_HALTING switch that allows to register an interrupt handler for the CFG_HALT_CORES_SGI that is dedicated to halt other cores.
This reduces the scope of CFG_HALT_CORES_ON_PANIC that is now used only for halting other cores in a panic() sequence.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| a4c86358 | 10-Jul-2025 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
dts: stm32: add RTC RIF configuration for the stm32mp257f-ev1 board
Add the RTC RIF configuration for the stm32mp257f-ev1 board.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Revi
dts: stm32: add RTC RIF configuration for the stm32mp257f-ev1 board
Add the RTC RIF configuration for the stm32mp257f-ev1 board.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 63000677 | 26-Feb-2024 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_rtc: add the capability to wakeup the platform
During probe, we look for the property "wakeup-source" that will trigger the feature "RTC_WAKEUP_ALARM" which will be send to the caller
drivers: stm32_rtc: add the capability to wakeup the platform
During probe, we look for the property "wakeup-source" that will trigger the feature "RTC_WAKEUP_ALARM" which will be send to the callers of the framework `rtc_get_info()` PTA.
We also register the `stm32_rtc_alarm_wake_set_status()` callback. This callback should be called when the callers knows that the platform will go in sleep mode.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 7818ae9b | 27-Jun-2025 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_rtc: add alarm related operations
The RTC framework allows the registration of function : - `read_alarm()` - `set_alarm()` - `alarm_enable()` - `wait_alarm()` - `cancel_wait()`
Signe
drivers: stm32_rtc: add alarm related operations
The RTC framework allows the registration of function : - `read_alarm()` - `set_alarm()` - `alarm_enable()` - `wait_alarm()` - `cancel_wait()`
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 446da993 | 27-Jun-2025 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
drivers: stm32_rtc: add init configuration function
The init function aims to contains init configurations of the RTC peripheral such as prescalers, config or calibration registers. Add "CFG_STM32_H
drivers: stm32_rtc: add init configuration function
The init function aims to contains init configurations of the RTC peripheral such as prescalers, config or calibration registers. Add "CFG_STM32_HIGH_ACCURACY" (default to no) config to enable the high accuracy mode which allow the highest refresh rate of the subsecond register. Also merge the functions `stm32_rtc_wait_sync()` with `stm32_exit_init_mode()` as every stm32 exit init mode was followed by a wait sync.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| f6f2dc44 | 09-Nov-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp2: enable async notif with GIC PPI 15
Enables OP-TEE async notif (asynchronous notification from OP-TEE to the non-secure world) using GIC PPI 15 (GIC interrupt line 31).
Signed-off-by:
plat-stm32mp2: enable async notif with GIC PPI 15
Enables OP-TEE async notif (asynchronous notification from OP-TEE to the non-secure world) using GIC PPI 15 (GIC interrupt line 31).
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| f2699bc4 | 09-Feb-2024 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
plat-stm32mp2: add support for RTC PTA
Compile the RTC PTA and the RTC driver if the RTC driver for stm32 is enabled.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Et
plat-stm32mp2: add support for RTC PTA
Compile the RTC PTA and the RTC driver if the RTC driver for stm32 is enabled.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 9b745e16 | 04-Mar-2024 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
plat-stm32mp1: add support for RTC PTA
Compile the RTC PTA and the RTC driver if the RTC driver for stm32 is enabled.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Et
plat-stm32mp1: add support for RTC PTA
Compile the RTC PTA and the RTC driver if the RTC driver for stm32 is enabled.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 8e31dd58 | 02-Sep-2024 |
Clément Le Goffic <clement.legoffic@foss.st.com> |
core: pta: add alarm-related operations to RTC PTA
Add `set_alarm()`, `read_alarm()`, `enable_alarm()`, `wait_alarm()`, `cancel_wait()` and `set_wake_alarm_status()` operations. Also update RTC feat
core: pta: add alarm-related operations to RTC PTA
Add `set_alarm()`, `read_alarm()`, `enable_alarm()`, `wait_alarm()`, `cancel_wait()` and `set_wake_alarm_status()` operations. Also update RTC features to include alarm and wakeup alarm capabilities.
Signed-off-by: Clément Le Goffic <clement.legoffic@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|