| b38386fb | 02-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_gpio: support CFG_DRIVERS_PINCTRL
Changes stm32_gpio driver to support generic pin control framework (CFG_DRIVERS_PINCTRL=y).
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.c
drivers: stm32_gpio: support CFG_DRIVERS_PINCTRL
Changes stm32_gpio driver to support generic pin control framework (CFG_DRIVERS_PINCTRL=y).
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| e4b11726 | 04-Jul-2023 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: fix size of CMAC update data
In case of an update operation, the total input data size processed must be a multiple of a block size. The total block size is equal to the input data si
drivers: caam: fix size of CMAC update data
In case of an update operation, the total input data size processed must be a multiple of a block size. The total block size is equal to the input data size and the saved buffer size.
If the reallocation DMA buffer is less than the input data size, buffer length plus saved buffer size need to be adjusted to align on multiple of a block size.
Depending on the memory buffer input configuration, the function caam_dmaobj_sgtbuf_build() might modify the data size to be processed in the loop.
This case happens sometimes on i.MX platforms where the input buffer physical address in above 32 bits. This implies reporting the data size re-ajustment when data is saved in the context buffer.
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Clement Faure <clement.faure@nxp.com> Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| 12438b45 | 19-Dec-2022 |
Marouene Boubakri <marouene.boubakri@nxp.com> |
riscv: driver: implement platform-level interrupt controller (PLIC) driver
An initial implementation of RISC-V PLIC driver conforming to the specification. CFG_RISCV_PLIC flag allows building it or
riscv: driver: implement platform-level interrupt controller (PLIC) driver
An initial implementation of RISC-V PLIC driver conforming to the specification. CFG_RISCV_PLIC flag allows building it or not for platforms with custom PLIC IP.
Signed-off-by: Marouene Boubakri <marouene.boubakri@nxp.com> Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| 893a762d | 23-Jun-2023 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: stm32_bsec: implement the get otp by phandle
Add a new interface stm32_bsec_find_otp_by_phandle() to retrieve localization of an OTP from a given node phandle.
When the node phandle is abs
drivers: stm32_bsec: implement the get otp by phandle
Add a new interface stm32_bsec_find_otp_by_phandle() to retrieve localization of an OTP from a given node phandle.
When the node phandle is absent in the NVMEM node, layout_cell->phandle = 0 and reference to this OTP with this API function is not possible.
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
show more ...
|
| 9f007225 | 12-Dec-2022 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: stm32_bsec: add support for bits property in the DT
Adds the possibility to specify the number of managed bit in the NVMEM cell device tree description, using the optional bits property and
drivers: stm32_bsec: add support for bits property in the DT
Adds the possibility to specify the number of managed bit in the NVMEM cell device tree description, using the optional bits property and removes restriction on aligned NVMEM cell on 32-bit word by supporting bit offset in stm32_bsec_find_otp_in_nvmem_layout().
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
show more ...
|
| 38df614f | 11-Jul-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
drivers: stm32_bsec: keep stm32_bsec_permanent_lock_otp() under flag
Keep the function to access the OTP lock under the CFG_STM32_BSEC_WRITE flag to align with the write function.
Reviewed-by: Etie
drivers: stm32_bsec: keep stm32_bsec_permanent_lock_otp() under flag
Keep the function to access the OTP lock under the CFG_STM32_BSEC_WRITE flag to align with the write function.
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| 01a06793 | 27-Jan-2023 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: stm32_bsec: add BSEC_DEN_ALL_MSK support
Correctly handle the reserved bits in register BSEC_DEN with the mask BSEC_DEN_ALL_MSK.
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com
drivers: stm32_bsec: add BSEC_DEN_ALL_MSK support
Correctly handle the reserved bits in register BSEC_DEN with the mask BSEC_DEN_ALL_MSK.
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
show more ...
|
| 4fb18124 | 02-Jun-2023 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: stm32_bsec: fix stm32_bsec_find_otp_in_nvmem_layout()
Remove the unnecessary ';' at the end of the function.
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Pat
drivers: stm32_bsec: fix stm32_bsec_find_otp_in_nvmem_layout()
Remove the unnecessary ';' at the end of the function.
Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
show more ...
|
| e6027f48 | 05-Jul-2023 |
Alvin Chang <alvinga@andestech.com> |
core: arm: Move some DT functions to common kernel
Some existed functions for device tree in ARM could be also used for other architectures. This commit moves most of functions from ARM architecture
core: arm: Move some DT functions to common kernel
Some existed functions for device tree in ARM could be also used for other architectures. This commit moves most of functions from ARM architecture into "core/kernel/dt.c", including external DT descriptor, DT overlay, external DT initialization, API for adding DT child nodes and reserved-memory nodes. Since "core/kernel/dt.c" is dependent with CFG_DT, other functions which are independent with CFG_DT are put into new file "core/kernel/boot.c".
Signed-off-by: Alvin Chang <alvinga@andestech.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| e2ec831c | 03-Jul-2023 |
Jihwan Park <jihwp@amazon.com> |
core: crypto_bignum_free(): add indirection and set pointer to NULL
To prevent human mistake, crypto_bignum_free() sets the location of the bignum pointer to NULL after freeing it.
Signed-off-by: J
core: crypto_bignum_free(): add indirection and set pointer to NULL
To prevent human mistake, crypto_bignum_free() sets the location of the bignum pointer to NULL after freeing it.
Signed-off-by: Jihwan Park <jihwp@amazon.com> Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Joakim Bech <joakim.bech@linaro.org> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 9a54d484 | 15-Jun-2023 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: stm32_bsec: fix timeouts initialization
If OP-TEE is rescheduled right after the timeouts are initialized in power_down_safmem() and power_up_safmem(), the timeout might be elapsed when res
drivers: stm32_bsec: fix timeouts initialization
If OP-TEE is rescheduled right after the timeouts are initialized in power_down_safmem() and power_up_safmem(), the timeout might be elapsed when resuming the function. This would cause the while loop to break instantly and there will be no delay between configuring the registers and reading the status.
Initializes the timeout after configuring the registers.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 5e30c514 | 14-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_i2c: fix pin secure configuration for STM32MP13
Fixes the implementation for configuring I2C pins as secure for STM32MP13. The implementation must consider the number of pins in the r
drivers: stm32_i2c: fix pin secure configuration for STM32MP13
Fixes the implementation for configuring I2C pins as secure for STM32MP13. The implementation must consider the number of pins in the related pinctrl instance.
Fixes: 1c81e5f9458a ("drivers: stm32_gpio: temporary GPIO configuration for STM32MP13") Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 3aa677d3 | 05-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_etzpc: register to dt_driver as simple bus
Registers stm32_etzpc driver to dt_drver as simple bus as expected by forth coming update of STM32MP13 SoC variant DTSI files.
Removes stm3
drivers: stm32_etzpc: register to dt_driver as simple bus
Registers stm32_etzpc driver to dt_drver as simple bus as expected by forth coming update of STM32MP13 SoC variant DTSI files.
Removes stm32_etzpc_init() that is not used by the platform.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 8919b8aa | 05-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_rstctrl: add STM32MP13 compatible
Updates stm32_rstctrl driver for STM32MP13 variant support.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carri
drivers: stm32_rstctrl: add STM32MP13 compatible
Updates stm32_rstctrl driver for STM32MP13 variant support.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 59feef28 | 02-Jun-2023 |
Etienne Carriere <etienne.carriere@linaro.org> |
drivers: hfic: implement mask/unmask handlers
Implements Hafnium interrupts mask/unmask operation handlers using interrupt disable/enable operation handlers. This change is needed as mask/unmask ope
drivers: hfic: implement mask/unmask handlers
Implements Hafnium interrupts mask/unmask operation handlers using interrupt disable/enable operation handlers. This change is needed as mask/unmask operation handlers are required by the new native interrupt framework.
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
show more ...
|
| 87db85ac | 02-Jun-2023 |
Etienne Carriere <etienne.carriere@linaro.org> |
drivers: atmel_saic: implement mask/unmask handlers
Implements Atmel SAIC interrupts mask/unmask operation handlers using interrupt disable/enable operation handlers. This change is needed as mask/u
drivers: atmel_saic: implement mask/unmask handlers
Implements Atmel SAIC interrupts mask/unmask operation handlers using interrupt disable/enable operation handlers. This change is needed as mask/unmask operation handlers are required by the new native interrupt framework.
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
show more ...
|
| 08ded0e1 | 01-Jun-2023 |
Etienne Carriere <etienne.carriere@linaro.org> |
driver: gic: implement mask/unmask handler
Implements GIC interrupts mask/unmask operation handlers using interrupt disable/enable operation handlers.
Reviewed-by: Jens Wiklander <jens.wiklander@li
driver: gic: implement mask/unmask handler
Implements GIC interrupts mask/unmask operation handlers using interrupt disable/enable operation handlers.
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
show more ...
|
| ac16eac3 | 12-Jun-2023 |
Jose Quaresma <jose.quaresma@foundries.io> |
core: drivers: stm32_bsec: Fix conflicting types due to enum/integer mismatch
This is an error with gcc13 [-Werror=enum-int-mismatch]
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-
core: drivers: stm32_bsec: Fix conflicting types due to enum/integer mismatch
This is an error with gcc13 [-Werror=enum-int-mismatch]
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Jose Quaresma <jose.quaresma@foundries.io>
show more ...
|
| b357d34f | 06-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
core: dt_driver: swap TEE_result and retrieved device reference
Changes dt_driver callback function to return a TEE_Result value and pass retrieved device reference by a output argument rather than
core: dt_driver: swap TEE_result and retrieved device reference
Changes dt_driver callback function to return a TEE_Result value and pass retrieved device reference by a output argument rather than the opposite.
This change updates dt_driver.c, dt_driver.h and all drivers implementing related dt_driver callback function.
As a consequence, this change removes all type definition related to device specific callback handler function types which are useless as all these now comply with type dt_driver_probe_func defined in dt_driver.h.
Acked-by: Jens Wiklander <jens.wiklander@linaro.org> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 1b4c5002 | 01-Jun-2023 |
Izhar Nevo <inevo@amazon.com> |
drivers: gic: prevent accessing unimplemented GIC registers
The GIC method for probing for the highest implemented interrupt ignored is done by writing & reading to GIC registers GICD_ISENABLER<n> &
drivers: gic: prevent accessing unimplemented GIC registers
The GIC method for probing for the highest implemented interrupt ignored is done by writing & reading to GIC registers GICD_ISENABLER<n> & GICD_ICENABLER<n> that are not always implemented. This causes an error indication in GIC register GICT_ERR0_STATUS. To prevent this, Check in GIC register GICD_TYPER how many SPI blocks are implemented and access only implemented registers.
Signed-off-by: Izhar Nevo <inevo@amazon.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| be53ee7b | 06-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp1: fix default setting GPIO as non-secure
Fixes STM32MP13 sequence that default configures GPIO as non-secure from set_all_gpios_non_secure() registered at early_init_late initcall level
plat-stm32mp1: fix default setting GPIO as non-secure
Fixes STM32MP13 sequence that default configures GPIO as non-secure from set_all_gpios_non_secure() registered at early_init_late initcall level, that is at same level driver are initially probed by dt_driver framework. This result on set_all_gpios_non_secure() possibly needing a bank resource before it is probed. Fix that by removing initcall function set_all_gpios_non_secure() and default configuring GPIO pins for STM32MP13 variant on their GPIO bank registering.
Fixes: 077d486ef09d ("drivers: stm32_gpio: add helper function stm32_gpio_get_bank()") Acked-by: Lionel Debieve <lionel.debieve@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 2fd102eb | 06-Jun-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_gpio: panic on clock enable error
Changes stm32_gpio.c to panic on bank clock gating error.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carrier
drivers: stm32_gpio: panic on clock enable error
Changes stm32_gpio.c to panic on bank clock gating error.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 1001585e | 26-May-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_gpio: remove GPIO access specific API functions
Removes stm32_gpio API functions to access GPIOs as the driver has moved to the generic GPIO framework and consumer driver should use t
drivers: stm32_gpio: remove GPIO access specific API functions
Removes stm32_gpio API functions to access GPIOs as the driver has moved to the generic GPIO framework and consumer driver should use the generic API to access GPIOs. The driver now expects CFG_DRIVERS_GPIO is enabled.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 420a32c5 | 26-May-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_gpio: support CFG_DRIVERS_GPIO
Changes stm32_gpio driver to register GPIO provider resources for each GPIO bank registered when CFG_DRIVERS_GPIO is enabled.
Acked-by: Gatien Chevalli
drivers: stm32_gpio: support CFG_DRIVERS_GPIO
Changes stm32_gpio driver to register GPIO provider resources for each GPIO bank registered when CFG_DRIVERS_GPIO is enabled.
Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 98dfceda | 31-May-2023 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: stm32_gpio: don't mask interrupt during clock gating
Swaps interrupt masking and clock gating instructions to move GPIO bank gating sequence outside of the time window when interrupt are ma
drivers: stm32_gpio: don't mask interrupt during clock gating
Swaps interrupt masking and clock gating instructions to move GPIO bank gating sequence outside of the time window when interrupt are masked when the GPIO spinlock is locked.
Acked-by: Lionel Debieve <lionel.debieve@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|