drivers: crypto: hisilicon: add pbkdf2 algorithmAdd pbkdf2 algorithm for hisilicon SEC driver.Signed-off-by: leisen <leisen1@huawei.com>Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
core: Refactor console_init() and introduce plat_console_init()Since there are some cross-platform console drivers, we letconsole_init() be common code to have a chance to initialize thoseconsole
core: Refactor console_init() and introduce plat_console_init()Since there are some cross-platform console drivers, we letconsole_init() be common code to have a chance to initialize thoseconsole drivers (e.g., semihosting console).If the cross-platform console drivers are not configured to be compiled,plat_console_init() will be invoked to initialize platform-specificconsole driver.Signed-off-by: Alvin Chang <alvinga@andestech.com>Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
drivers: implement HiSilicon Queue Management (QM) moduleThe Hisilicon QM is a Queue Management module.In order to unify the interface between accelerator and software,a unified queue management
drivers: implement HiSilicon Queue Management (QM) moduleThe Hisilicon QM is a Queue Management module.In order to unify the interface between accelerator and software,a unified queue management module QM is used to interact with software.Each accelerator module integrates a QM. Software issues tasks to the SQ(Submmision Queue),and the QM obtains the address of the SQE (SubmmisionQueue Element). The BD (Buffer Description, same as SQE) information issent to the accelerator. After the task processing is complete, theaccelerator applies for a write-back address from the QM to write backthe SQ.Signed-off-by: Xiaoxu Zeng <zengxiaoxu@huawei.com>Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
core: drivers: add HiSilicon TRNG implementationBased on HiSilicon hardware, a matching TRNG module is added.The driver is enabled for the D06 platform (PLATFORM=d06).Signed-off-by: loubaihui <l
core: drivers: add HiSilicon TRNG implementationBased on HiSilicon hardware, a matching TRNG module is added.The driver is enabled for the D06 platform (PLATFORM=d06).Signed-off-by: loubaihui <loubaihui1@huawei.com>Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>Acked-by: Xiaoxu Zeng <zengxiaoxu@huawei.com>[jf: amend commit description]Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org>
drivers: implement lpc_uart driverSupport for lpc_uart that is a serial driver.Signed-off-by: Xiaoxu Zeng <zengxiaoxu@huawei.com>Signed-off-by: Zeng Tao <prime.zeng@hisilicon.com>Reviewed-by: J
drivers: implement lpc_uart driverSupport for lpc_uart that is a serial driver.Signed-off-by: Xiaoxu Zeng <zengxiaoxu@huawei.com>Signed-off-by: Zeng Tao <prime.zeng@hisilicon.com>Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
core: Add support for Hisilicon D06 (PLATFORM=d06)D06 is a server-class development board equipped with a HisiliconPhosphor processor.Signed-off-by: Xiaoxu Zeng <zengxiaoxu@huawei.com>Acked-by:
core: Add support for Hisilicon D06 (PLATFORM=d06)D06 is a server-class development board equipped with a HisiliconPhosphor processor.Signed-off-by: Xiaoxu Zeng <zengxiaoxu@huawei.com>Acked-by: Jerome Forissier <jerome.forissier@linaro.org>Acked-by: Jens Wiklander <jens.wiklander@linaro.org>