xref: /utopia/UTPA2-700.0.x/projects/tmplib/include/drvHDMITx.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2006-2007 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// @file   drvHDMITx.h
98*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
99*53ee8cc1Swenshuai.xi /// @brief  HDMI Tx Driver Interface
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _DRV_HDMITX_H_
103*53ee8cc1Swenshuai.xi #define _DRV_HDMITX_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi 
106*53ee8cc1Swenshuai.xi #ifdef __cplusplus
107*53ee8cc1Swenshuai.xi extern "C"
108*53ee8cc1Swenshuai.xi {
109*53ee8cc1Swenshuai.xi #endif
110*53ee8cc1Swenshuai.xi 
111*53ee8cc1Swenshuai.xi #include "halHDMITx.h"
112*53ee8cc1Swenshuai.xi #ifdef CUSTOMER_NDS
113*53ee8cc1Swenshuai.xi #include "apiHDMITx_NDS.h"
114*53ee8cc1Swenshuai.xi #endif // CUSTOMER_NDS
115*53ee8cc1Swenshuai.xi 
116*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
117*53ee8cc1Swenshuai.xi //  Driver Capability
118*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
119*53ee8cc1Swenshuai.xi 
120*53ee8cc1Swenshuai.xi 
121*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
122*53ee8cc1Swenshuai.xi //  Macro and Define
123*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
124*53ee8cc1Swenshuai.xi 
125*53ee8cc1Swenshuai.xi #ifdef MSOS_TYPE_LINUX_KERNEL
126*53ee8cc1Swenshuai.xi #define HDMITX_ISR_ENABLE              1
127*53ee8cc1Swenshuai.xi #else
128*53ee8cc1Swenshuai.xi #define HDMITX_ISR_ENABLE              1
129*53ee8cc1Swenshuai.xi #endif
130*53ee8cc1Swenshuai.xi 
131*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
132*53ee8cc1Swenshuai.xi //  Type and Structure
133*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
134*53ee8cc1Swenshuai.xi 
135*53ee8cc1Swenshuai.xi //*********************//
136*53ee8cc1Swenshuai.xi //        DVI / HDMI   //
137*53ee8cc1Swenshuai.xi //*********************//
138*53ee8cc1Swenshuai.xi 
139*53ee8cc1Swenshuai.xi /*
140*53ee8cc1Swenshuai.xi        Bit1:
141*53ee8cc1Swenshuai.xi           - 0: DVI
142*53ee8cc1Swenshuai.xi           - 1: HDMI
143*53ee8cc1Swenshuai.xi        Bit0:
144*53ee8cc1Swenshuai.xi           - 0: without HDCP
145*53ee8cc1Swenshuai.xi           - 1: with HDCP
146*53ee8cc1Swenshuai.xi */
147*53ee8cc1Swenshuai.xi typedef enum
148*53ee8cc1Swenshuai.xi {
149*53ee8cc1Swenshuai.xi     E_HDMITX_DVI            = 0,  // DVI without HDCP
150*53ee8cc1Swenshuai.xi     E_HDMITX_DVI_HDCP       = 1,  // DVI with HDCP
151*53ee8cc1Swenshuai.xi     E_HDMITX_HDMI           = 2,  // HDMI without HDCP
152*53ee8cc1Swenshuai.xi     E_HDMITX_HDMI_HDCP      = 3,  // HDMI with HDCP
153*53ee8cc1Swenshuai.xi } MsHDMITX_OUTPUT_MODE;
154*53ee8cc1Swenshuai.xi 
155*53ee8cc1Swenshuai.xi typedef enum
156*53ee8cc1Swenshuai.xi {
157*53ee8cc1Swenshuai.xi     E_HDMITX_EVENT_RUN = 0x00000001,
158*53ee8cc1Swenshuai.xi     E_HDMITX_EVENT_IRQ = 0x00000002,
159*53ee8cc1Swenshuai.xi     E_HDMITX_EVENT_RITIMER = 0x00000004,
160*53ee8cc1Swenshuai.xi     E_HDMITX_EVENT_RXTIMER = 0x00000008,
161*53ee8cc1Swenshuai.xi     E_HDMITX_EVENT_CECRX = 0x00000010,
162*53ee8cc1Swenshuai.xi } MDrvHDMITXEvent;
163*53ee8cc1Swenshuai.xi 
164*53ee8cc1Swenshuai.xi 
165*53ee8cc1Swenshuai.xi typedef enum
166*53ee8cc1Swenshuai.xi {
167*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_PENDING                    = 0,
168*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_CHECK_HPD                  = 1,
169*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_VALIDATE_EDID              = 2,
170*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_HDCP_AUTH_WAIT_RX          = 3,
171*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_HDCP_AUTH_CHECK_R0         = 4,
172*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_HDCP_AUTH_CHECK_REPEATER   = 5,
173*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_HDCP_AUTH_DONE             = 6,
174*53ee8cc1Swenshuai.xi     E_HDMITX_FSM_HDCP_AUTH_FAIL             = 7,
175*53ee8cc1Swenshuai.xi } MDrvHDMITX_FSM_STATE;
176*53ee8cc1Swenshuai.xi 
177*53ee8cc1Swenshuai.xi typedef enum
178*53ee8cc1Swenshuai.xi {
179*53ee8cc1Swenshuai.xi     E_NORMAL_OUTPUT      = 0, // still display normally
180*53ee8cc1Swenshuai.xi     E_HDCP_ENCRYPTION = 1, // HDCP encryption to show snow screen
181*53ee8cc1Swenshuai.xi     E_BLUE_SCREEN = 2, // blue screen
182*53ee8cc1Swenshuai.xi } MDrvHDMITX_UNHDCPRX_CONTROL;
183*53ee8cc1Swenshuai.xi 
184*53ee8cc1Swenshuai.xi typedef enum
185*53ee8cc1Swenshuai.xi {
186*53ee8cc1Swenshuai.xi     E_CHECK_NOT_READY = 0,
187*53ee8cc1Swenshuai.xi     E_CHECK_REVOKED = 1,
188*53ee8cc1Swenshuai.xi     E_CHECK_NOT_REVOKED = 2,
189*53ee8cc1Swenshuai.xi }MDrvHDMITX_REVOCATION_STATE;
190*53ee8cc1Swenshuai.xi 
191*53ee8cc1Swenshuai.xi typedef enum
192*53ee8cc1Swenshuai.xi {
193*53ee8cc1Swenshuai.xi     E_RXFail_NORMAL_OUTPUT      = 0, // still display normally
194*53ee8cc1Swenshuai.xi     E_RXFail_HDCP_ENCRYPTION = 1, // HDCP encryption to show snow screen
195*53ee8cc1Swenshuai.xi     E_RXFail_BLUE_SCREEN = 2, // blue screen
196*53ee8cc1Swenshuai.xi } MDrvHDMITX_HDCPRXFail_CONTROL;
197*53ee8cc1Swenshuai.xi 
198*53ee8cc1Swenshuai.xi typedef enum
199*53ee8cc1Swenshuai.xi {
200*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_RESET                                = 0x01,
201*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_WAITING_ACTIVE_RX 	     = 0x02,
202*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_CHECK_REPEATER_READY = 0x03,
203*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_CHECK_R0 			     = 0x04,
204*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_AUTH_DONE 			     = 0x05,
205*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_AUTH_FAIL 			     = 0x06,
206*53ee8cc1Swenshuai.xi 
207*53ee8cc1Swenshuai.xi     // bit[7:6]=00 for checking valid rx
208*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_RX_IS_NOT_VALID		= 0x00, // 00 00
209*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_RX_IS_VALID         = 0x10, // 00 01
210*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_RX_KEY_FAIL			= 0x20, // 00 10
211*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_TX_KEY_FAIL         = 0x30, // 00 11
212*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_RX_KEY_REVOKED        = 0x0F, // 00 00 11 11
213*53ee8cc1Swenshuai.xi 
214*53ee8cc1Swenshuai.xi     // bit[7:6]=01 for repeater
215*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_REPEATER_TIMEOUT 	= 0x40, // 01 00
216*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_REPEATER_READY 		= 0x50, // 01 01
217*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_REPEATER_NOT_READY 	= 0x60, // 01 10
218*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_REPEATER_VALID 		= 0x70, // 01 11
219*53ee8cc1Swenshuai.xi 
220*53ee8cc1Swenshuai.xi     // bit[7:6]=10 for SHA1
221*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_REPEATER_SHA1_FAIL 	= 0x80, // 10 00
222*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_REPEATER_SHA1_PASS 	= 0x90, // 10 01
223*53ee8cc1Swenshuai.xi 
224*53ee8cc1Swenshuai.xi     // bit[7:6]=11 for Ri
225*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_SYNC_RI_FAIL 		    = 0xC0, // 11 00
226*53ee8cc1Swenshuai.xi     E_HDMITX_HDCP_SYNC_RI_PASS 		    = 0xD0  // 11 01
227*53ee8cc1Swenshuai.xi }MsHDMITX_HDCP_AUTH_STATUS;
228*53ee8cc1Swenshuai.xi 
229*53ee8cc1Swenshuai.xi typedef struct
230*53ee8cc1Swenshuai.xi {
231*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_enable_flag;     ///< hdmitx module actived
232*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_tmds_flag;       ///< hdmitx tmds on/off
233*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_video_flag;      ///< hdmitx video on/off
234*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_audio_flag;      ///< hdmitx audio on/off
235*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_hdcp_flag;       ///< hdmitx hdcp encryption on/off
236*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_csc_flag;        ///< hdmitx csc on/off
237*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_audio_supportAI; ///< hdmitx audio support AI
238*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_RB_swap_flag;    ///< hdmitx R/B swap
239*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_force_mode;     ///< hdmitx output force mode: auto/force
240*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_force_output_color;     ///< hdmitx output force color format: auto/force
241*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_AFD_override_mode;     ///< hdmitx AFD override mode: auto/override
242*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_edid_ready;  ///< hdmitx get ready to Rx's EDID
243*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_avmute_flag;     ///< hdmitx AVMUTE status
244*53ee8cc1Swenshuai.xi 
245*53ee8cc1Swenshuai.xi     // HDCP
246*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_HdcpUseInternalKey_flag;    ///< hdmitx HDCP key source
247*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_HdcpStartAuth_flag;    ///< hdmitx HDCP start authentication flag
248*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_HdcpAuthDone_flag;    ///< hdmitx HDCP authentication done flag
249*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_HdcpCheckRepeater_flag;    ///< hdmitx HDCP check repeater flag
250*53ee8cc1Swenshuai.xi 
251*53ee8cc1Swenshuai.xi     // CEC
252*53ee8cc1Swenshuai.xi     MS_BOOL                            hdmitx_CECEnable_flag;    ///< hdmitx CEC enable flag
253*53ee8cc1Swenshuai.xi 
254*53ee8cc1Swenshuai.xi     MDrvHDMITX_FSM_STATE               hdmitx_fsm_state;       ///< hdmitx fsm state
255*53ee8cc1Swenshuai.xi     MDrvHDMITX_FSM_STATE               hdmitx_fsm_prestate;       ///< hdmitx fsm pre-state
256*53ee8cc1Swenshuai.xi     MsHDMITX_RX_STATUS                 hdmitx_preRX_status;  ///< hdmitx previous Rx status
257*53ee8cc1Swenshuai.xi     MsHDMITX_HDCP_AUTH_STATUS          hdmitx_HDCPAuth_Status;  ///< hdmitx HDCP authentication status
258*53ee8cc1Swenshuai.xi     MDrvHDMITX_UNHDCPRX_CONTROL        hdmitx_unHDCPRx_Control;  ///< hdmitx unHDCP Rx ouput way
259*53ee8cc1Swenshuai.xi     MDrvHDMITX_HDCPRXFail_CONTROL      hdmitx_HDCPRxFail_Control; ///< hdmitx HDCP Rx fail output way
260*53ee8cc1Swenshuai.xi 
261*53ee8cc1Swenshuai.xi     MsHDMITX_OUTPUT_MODE               output_mode;            ///< output DVI / HDMI mode
262*53ee8cc1Swenshuai.xi     MsHDMITX_OUTPUT_MODE               force_output_mode;            ///< output DVI / HDMI mode
263*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_COLORDEPTH_VAL      output_colordepth_val;    // output video color depth
264*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_COLORDEPTH_VAL      edid_colordepth_val;    // EDID video color depth
265*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_TIMING              output_video_timing;    ///< output video timing
266*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_TIMING              output_video_prevtiming;    ///< output video previous timing
267*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_COLOR_FORMAT        input_color;            ///< RGB444 / YUV444
268*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_COLOR_FORMAT        output_color;           ///< RGB444 / YUV444
269*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_COLOR_FORMAT        force_output_color;            ///< RGB444 / YUV444
270*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_ASPECT_RATIO        output_aspect_ratio;    // Aspect ratio
271*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_SCAN_INFO           output_scan_info; // overscan / underscan
272*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_AFD_RATIO           output_afd_ratio; // AFD
273*53ee8cc1Swenshuai.xi     MS_U8		                       output_activeformat_present; // Active format information present
274*53ee8cc1Swenshuai.xi     MsHDMITX_AUDIO_FREQUENCY           output_audio_frequncy;  ///< audio sampling frequency
275*53ee8cc1Swenshuai.xi     MsHDMITX_AUDIO_CHANNEL_COUNT       output_audio_channel;   // audio channel count
276*53ee8cc1Swenshuai.xi     MsHDMITX_AUDIO_CODING_TYPE         output_audio_type;    // audio coding type
277*53ee8cc1Swenshuai.xi     MS_U8                              edid_phyadr[2];    // EDID physical address
278*53ee8cc1Swenshuai.xi     MS_U8                              hdcp_srmlist[5116]; // maximum length of the 1st generation
279*53ee8cc1Swenshuai.xi     MS_U8                              hdcp_revocationlist[5068]; // 5x max number of device
280*53ee8cc1Swenshuai.xi     MS_BOOL                            revocationlist_ready; // revocationlist update flag
281*53ee8cc1Swenshuai.xi     MS_U8                              revocation_size;
282*53ee8cc1Swenshuai.xi     MDrvHDMITX_REVOCATION_STATE        revocation_state; // revocation check state
283*53ee8cc1Swenshuai.xi     MS_U8	                           short_video_descriptor[32]; // short video descriptor of EDID
284*53ee8cc1Swenshuai.xi     MS_U8                              short_audio_descriptor[32]; // short audio descriptor of EDID
285*53ee8cc1Swenshuai.xi     MS_U8                              data_block_length[8]; // data block length of each data block
286*53ee8cc1Swenshuai.xi     MS_U8	                           id_manufacturer_name[3]; // ID Manufacturer Name
287*53ee8cc1Swenshuai.xi     MS_U8                              edid_block0[128]; //EDID's 1st 128 data
288*53ee8cc1Swenshuai.xi     MS_U8                              edid_block1[128]; //EDID's 2nd 128 data
289*53ee8cc1Swenshuai.xi #ifdef CUSTOMER_NDS
290*53ee8cc1Swenshuai.xi     MS_U32 events;
291*53ee8cc1Swenshuai.xi     MS_U32     hdcp_encryptionStartTime;
292*53ee8cc1Swenshuai.xi     MS_BOOL   hdcp_checkPjIntegrity;
293*53ee8cc1Swenshuai.xi #endif
294*53ee8cc1Swenshuai.xi     MsHDMITX_ANALOG_TUNING             analog_setting;        // HDMI Tx Pre-emphasis and Double termination
295*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_VS_FORMAT           vs_pkt_format;       // VS packet video format
296*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_3D_STRUCTURE        vs_pkt_3d;        // VS packet 3d structur
297*53ee8cc1Swenshuai.xi     MsHDMITX_VIDEO_4k2k_VIC            vs_4k2k_vic;          // VS packet 3d structur
298*53ee8cc1Swenshuai.xi     MS_BOOL                            edid_2D_50hz_support;
299*53ee8cc1Swenshuai.xi 	MS_BOOL                            edid_2D_60hz_support;
300*53ee8cc1Swenshuai.xi     MS_BOOL                            edid_3D_50hz_support;
301*53ee8cc1Swenshuai.xi 	MS_BOOL                            edid_3D_60hz_support;
302*53ee8cc1Swenshuai.xi 	MS_BOOL                            edid_3D_present;
303*53ee8cc1Swenshuai.xi 	MS_BOOL                            edid_HDMI_support;
304*53ee8cc1Swenshuai.xi 	MsHDMITX_EDID_3D_SUPPORT_TIMING    edid_3D_support_timing[32];
305*53ee8cc1Swenshuai.xi     MS_U8                              HDCP_AKSV[5];
306*53ee8cc1Swenshuai.xi     MS_U8                              HDCP_BKSV[5];
307*53ee8cc1Swenshuai.xi 	MS_BOOL                            HDCP_74_check;
308*53ee8cc1Swenshuai.xi } MDrvHDMITX_PARAMETER_LIST;
309*53ee8cc1Swenshuai.xi 
310*53ee8cc1Swenshuai.xi // debug mask definition
311*53ee8cc1Swenshuai.xi #define HDMITX_DBG              0x01///< Debug PQ Table
312*53ee8cc1Swenshuai.xi #define HDMITX_DBG_HDCP         0x02///< Debug S RULE
313*53ee8cc1Swenshuai.xi #define HDMITX_DBG_UTILTX       0x04///< Debug S RULE
314*53ee8cc1Swenshuai.xi 
315*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
316*53ee8cc1Swenshuai.xi //  Function Prototype
317*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
318*53ee8cc1Swenshuai.xi #ifdef MDRV_HDMITX_C
319*53ee8cc1Swenshuai.xi #define INTERFACED
320*53ee8cc1Swenshuai.xi #else
321*53ee8cc1Swenshuai.xi #define INTERFACED extern
322*53ee8cc1Swenshuai.xi #endif
323*53ee8cc1Swenshuai.xi 
324*53ee8cc1Swenshuai.xi INTERFACED MS_BOOL MDrv_HDMITx_Init(void);
325*53ee8cc1Swenshuai.xi 
326*53ee8cc1Swenshuai.xi // HDMI Tx get HDCP key
327*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_GetHdcpKey(MS_BOOL useinternalkey, MS_U8 *data);
328*53ee8cc1Swenshuai.xi 
329*53ee8cc1Swenshuai.xi // HDMI Tx clock power On/Off
330*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_Power_OnOff(MS_BOOL bEnable);
331*53ee8cc1Swenshuai.xi 
332*53ee8cc1Swenshuai.xi // HDMI Tx module On/Off
333*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_TurnOnOff(void);
334*53ee8cc1Swenshuai.xi 
335*53ee8cc1Swenshuai.xi // HDMI Tx output is DVI / HDMI mode
336*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetHDMITxMode(void);
337*53ee8cc1Swenshuai.xi 
338*53ee8cc1Swenshuai.xi // HDMI Tx TMDS signal On/Off
339*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetTMDSOnOff(void);
340*53ee8cc1Swenshuai.xi 
341*53ee8cc1Swenshuai.xi // This routine set video output On/Off
342*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetVideoOnOff(void);
343*53ee8cc1Swenshuai.xi 
344*53ee8cc1Swenshuai.xi // This routine set video color format
345*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetColorFormat(void);
346*53ee8cc1Swenshuai.xi 
347*53ee8cc1Swenshuai.xi // This routine set VS infoframe content for 3D or 4k2k
348*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_Set_VS_InfoFrame(void);
349*53ee8cc1Swenshuai.xi 
350*53ee8cc1Swenshuai.xi // This routine set video output mode (color/repetition/regen)
351*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetVideoOutputMode(void);
352*53ee8cc1Swenshuai.xi 
353*53ee8cc1Swenshuai.xi // This routine set video aspect ratio
354*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetVideoOutputAsepctRatio(void);
355*53ee8cc1Swenshuai.xi 
356*53ee8cc1Swenshuai.xi // This routine set video scan info and AFD
357*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetVideoOutputOverscan_AFD(void);
358*53ee8cc1Swenshuai.xi 
359*53ee8cc1Swenshuai.xi // This routine turn On/off Audio module.
360*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetAudioOnOff(void);
361*53ee8cc1Swenshuai.xi 
362*53ee8cc1Swenshuai.xi // This routine set audio sampling freq.
363*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetAudioFrequency(void);
364*53ee8cc1Swenshuai.xi 
365*53ee8cc1Swenshuai.xi // This routine get audio CTS value.
366*53ee8cc1Swenshuai.xi INTERFACEE MS_U32 MDrv_HDMITx_GetAudioCTS(void);
367*53ee8cc1Swenshuai.xi 
368*53ee8cc1Swenshuai.xi // This routine mute audio FIFO.
369*53ee8cc1Swenshuai.xi INTERFACEE void MDrv_HDMITx_MuteAudioFIFO(MS_BOOL bflag);
370*53ee8cc1Swenshuai.xi 
371*53ee8cc1Swenshuai.xi // This routine set HDMI Tx HDCP encryption On/Off
372*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetHDCPOnOff(void);
373*53ee8cc1Swenshuai.xi 
374*53ee8cc1Swenshuai.xi // This routine set HDMI Tx audio sorce format
375*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetAudioSourceFormat(MsHDMITX_AUDIO_SOURCE_FORMAT fmt);
376*53ee8cc1Swenshuai.xi 
377*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_Exhibit(void);
378*53ee8cc1Swenshuai.xi 
379*53ee8cc1Swenshuai.xi // This routine control HDMI packet generation
380*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_EnablePacketGen(MS_BOOL bflag);
381*53ee8cc1Swenshuai.xi // This routine force HDMITx output mode
382*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_ForceHDMIOutputMode(MS_BOOL bflag, MsHDMITX_OUTPUT_MODE output_mode);
383*53ee8cc1Swenshuai.xi 
384*53ee8cc1Swenshuai.xi // This routine force HDMITx output color format
385*53ee8cc1Swenshuai.xi INTERFACED MS_BOOL MDrv_HDMITx_ForceHDMIOutputColorFormat(MS_BOOL bflag, MsHDMITX_VIDEO_COLOR_FORMAT output_color);
386*53ee8cc1Swenshuai.xi 
387*53ee8cc1Swenshuai.xi // This routine set HDMI Tx AVMUTE
388*53ee8cc1Swenshuai.xi INTERFACED void MDrv_HDMITx_SetAVMUTE(MS_BOOL bflag);
389*53ee8cc1Swenshuai.xi 
390*53ee8cc1Swenshuai.xi // This routine check and set the related format by EDID
391*53ee8cc1Swenshuai.xi INTERFACED MS_BOOL MDrv_HDMITx_EdidChecking(void);
392*53ee8cc1Swenshuai.xi 
393*53ee8cc1Swenshuai.xi // This routine gets Rx's supported 3D structures of specific timing from EDID
394*53ee8cc1Swenshuai.xi INTERFACED MS_BOOL MDrv_HDMITx_GetRx3DStructureFromEDID(MsHDMITX_VIDEO_TIMING timing, MsHDMITX_EDID_3D_STRUCTURE_ALL *p3DStructure);
395*53ee8cc1Swenshuai.xi 
396*53ee8cc1Swenshuai.xi // This function do the RxBypass mode related setting
397*53ee8cc1Swenshuai.xi INTERFACED MS_BOOL MDrv_HDMITx_RxBypass_Mode(MsHDMITX_INPUT_FREQ freq, MS_BOOL bflag);
398*53ee8cc1Swenshuai.xi 
399*53ee8cc1Swenshuai.xi // This function disable RxBypass mode
400*53ee8cc1Swenshuai.xi INTERFACED MS_BOOL MDrv_HDMITx_Disable_RxBypass(void);
401*53ee8cc1Swenshuai.xi 
402*53ee8cc1Swenshuai.xi // This function clear settings of user defined packet
403*53ee8cc1Swenshuai.xi INTERFACEE void MDrv_HDMITx_PKT_User_Define_Clear(void);
404*53ee8cc1Swenshuai.xi 
405*53ee8cc1Swenshuai.xi // This function set user defined hdmi packet
406*53ee8cc1Swenshuai.xi INTERFACEE void MDrv_HDMITx_PKT_User_Define(MsHDMITX_PACKET_TYPE packet_type, MS_BOOL def_flag,
407*53ee8cc1Swenshuai.xi MsHDMITX_PACKET_PROCESS def_process, MS_U8 def_fcnt);
408*53ee8cc1Swenshuai.xi 
409*53ee8cc1Swenshuai.xi // This function let user define hdmi packet content
410*53ee8cc1Swenshuai.xi INTERFACEE MS_BOOL MDrv_HDMITx_PKT_Content_Define(MsHDMITX_PACKET_TYPE packet_type, MS_U8* data, MS_U8 length);
411*53ee8cc1Swenshuai.xi 
412*53ee8cc1Swenshuai.xi // The function to set the time interval from sent aksv to R0.
413*53ee8cc1Swenshuai.xi INTERFACEE void MDrv_HDMITx_SetAksv2R0Interval(MS_U32 u32Interval);
414*53ee8cc1Swenshuai.xi 
415*53ee8cc1Swenshuai.xi // The function start/stop HDCP authentication
416*53ee8cc1Swenshuai.xi INTERFACEE void MDrv_HDMITx_HDCP_StartAuth(MS_BOOL bFlag);
417*53ee8cc1Swenshuai.xi 
418*53ee8cc1Swenshuai.xi // Debug
419*53ee8cc1Swenshuai.xi /**
420*53ee8cc1Swenshuai.xi *   @brief HDMI Info
421*53ee8cc1Swenshuai.xi */
422*53ee8cc1Swenshuai.xi typedef struct
423*53ee8cc1Swenshuai.xi {
424*53ee8cc1Swenshuai.xi     MS_U8 Reserved;
425*53ee8cc1Swenshuai.xi }MS_HDMI_TX_INFO;
426*53ee8cc1Swenshuai.xi 
427*53ee8cc1Swenshuai.xi /**
428*53ee8cc1Swenshuai.xi *   @brief HDMI Status
429*53ee8cc1Swenshuai.xi */
430*53ee8cc1Swenshuai.xi typedef struct
431*53ee8cc1Swenshuai.xi {
432*53ee8cc1Swenshuai.xi     MS_BOOL bIsInitialized;
433*53ee8cc1Swenshuai.xi     MS_BOOL bIsRunning;
434*53ee8cc1Swenshuai.xi }MS_HDMI_TX_Status;
435*53ee8cc1Swenshuai.xi 
436*53ee8cc1Swenshuai.xi MS_BOOL  MDrv_HDMITx_GetLibVer(const MSIF_Version **ppVersion);      ///< Get version (without Mutex protect)
437*53ee8cc1Swenshuai.xi MS_BOOL  MDrv_HDMITx_GetInfo(MS_HDMI_TX_INFO *pInfo);
438*53ee8cc1Swenshuai.xi MS_BOOL  MDrv_HDMITx_GetStatus(MS_HDMI_TX_Status *pStatus);
439*53ee8cc1Swenshuai.xi 
440*53ee8cc1Swenshuai.xi /**
441*53ee8cc1Swenshuai.xi * @brief set debug mask
442*53ee8cc1Swenshuai.xi * @param[in] u16DbgSwitch DEBUG MASK,
443*53ee8cc1Swenshuai.xi *   0x01: Debug HDMITX,
444*53ee8cc1Swenshuai.xi *   0x02: Debug HDCP
445*53ee8cc1Swenshuai.xi */
446*53ee8cc1Swenshuai.xi MS_BOOL  MDrv_HDMITx_SetDbgLevel(MS_U16 u16DbgSwitch);
447*53ee8cc1Swenshuai.xi 
448*53ee8cc1Swenshuai.xi void MDrv_HDMITx_SetHPDGpioPin(MS_U8 u8pin);
449*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_IsHDCPRxValid(void);
450*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_IsSupportDVIMode(void);
451*53ee8cc1Swenshuai.xi void MDrv_HDMITx_HDCP_RevocationKey_List(MS_U8 *data, MS_U16 size);
452*53ee8cc1Swenshuai.xi MDrvHDMITX_REVOCATION_STATE MDrv_HDMITx_HDCP_RevocationKey_Check(void);
453*53ee8cc1Swenshuai.xi 
454*53ee8cc1Swenshuai.xi // *************  For customer NDS **************//
455*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_GetRxStatus(void);
456*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_HDCP_IsSRMSignatureValid(MS_U8 *data, MS_U32 size);
457*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_HDCP_CheckRevokedKey(void);
458*53ee8cc1Swenshuai.xi MS_U32 MDrv_HDMITx_SetPowerState(EN_POWER_MODE u16PowerState);
459*53ee8cc1Swenshuai.xi #ifdef CUSTOMER_NDS
460*53ee8cc1Swenshuai.xi void MDrv_HDMITx_EnableRxStatusChecking(MS_BOOL bflag);
461*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_EdidReadBlock(MS_U8 num, MS_U8 *data);
462*53ee8cc1Swenshuai.xi void MDrv_HDMITx_Set_AVI_InfoFrame(MsHDMITX_AVI_CONTENT_TYPE content_type, MS_U16 *data);
463*53ee8cc1Swenshuai.xi void MDrv_HDMITx_Set_AVMUTE(MS_BOOL bflag);
464*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_HDCP_Get_BCaps(MS_U8 *u8bcaps);
465*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_HDCP_Get_BStatus(MS_U16 *u16bstatus);
466*53ee8cc1Swenshuai.xi void MDrv_HDMITx_HDCP_Reset_SRM(void);
467*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_HDCP_Start_Authentication(void);
468*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HDMITx_HDCP_Stop_Authentication(void);
469*53ee8cc1Swenshuai.xi void MDrv_HDMITx_HdcpSetEncrypt(MS_BOOL bflag);
470*53ee8cc1Swenshuai.xi void MDrv_HDMITx_HDCP_Get_HDCP_Status(MS_U8 *status);
471*53ee8cc1Swenshuai.xi void MDrv_HDMITx_HDCP_Configure(HDMIHDCPConfiguration *arg);
472*53ee8cc1Swenshuai.xi void MDrv_HDMITx_FSM_ChangeState(MDrvHDMITX_FSM_STATE state);
473*53ee8cc1Swenshuai.xi #endif
474*53ee8cc1Swenshuai.xi 
475*53ee8cc1Swenshuai.xi #ifdef __cplusplus
476*53ee8cc1Swenshuai.xi }
477*53ee8cc1Swenshuai.xi #endif
478*53ee8cc1Swenshuai.xi 
479*53ee8cc1Swenshuai.xi #endif // _DRV_HDMITX_H_
480*53ee8cc1Swenshuai.xi 
481