xref: /utopia/UTPA2-700.0.x/projects/project/curry_android/drvDTC.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)

//<MStar Software>
//******************************************************************************
// MStar Software
// Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
// All software, firmware and related documentation herein ("MStar Software") are
// intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
// law, including, but not limited to, copyright law and international treaties.
// Any use, modification, reproduction, retransmission, or republication of all
// or part of MStar Software is expressly prohibited, unless prior written
// permission has been granted by MStar.
//
// By accessing, browsing and/or using MStar Software, you acknowledge that you
// have read, understood, and agree, to be bound by below terms ("Terms") and to
// comply with all applicable laws and regulations:
//
// 1. MStar shall retain any and all right, ownership and interest to MStar
//    Software and any modification/derivatives thereof.
//    No right, ownership, or interest to MStar Software and any
//    modification/derivatives thereof is transferred to you under Terms.
//
// 2. You understand that MStar Software might include, incorporate or be
//    supplied together with third party`s software and the use of MStar
//    Software may require additional licenses from third parties.
//    Therefore, you hereby agree it is your sole responsibility to separately
//    obtain any and all third party right and license necessary for your use of
//    such third party`s software.
//
// 3. MStar Software and any modification/derivatives thereof shall be deemed as
//    MStar`s confidential information and you agree to keep MStar`s
//    confidential information in strictest confidence and not disclose to any
//    third party.
//
// 4. MStar Software is provided on an "AS IS" basis without warranties of any
//    kind. Any warranties are hereby expressly disclaimed by MStar, including
//    without limitation, any warranties of merchantability, non-infringement of
//    intellectual property rights, fitness for a particular purpose, error free
//    and in conformity with any international standard.  You agree to waive any
//    claim against MStar for any loss, damage, cost or expense that you may
//    incur related to your use of MStar Software.
//    In no event shall MStar be liable for any direct, indirect, incidental or
//    consequential damages, including without limitation, lost of profit or
//    revenues, lost or damage of data, and unauthorized system use.
//    You agree that this Section 4 shall still apply without being affected
//    even if MStar Software has been modified by MStar in accordance with your
//    request or instruction for your use, except otherwise agreed by both
//    parties in writing.
//
// 5. If requested, MStar may from time to time provide technical supports or
//    services in relation with MStar Software to you for your use of
//    MStar Software in conjunction with your or your customer`s product
//    ("Services").
//    You understand and agree that, except otherwise agreed by both parties in
//    writing, Services are provided on an "AS IS" basis and the warranty
//    disclaimer set forth in Section 4 above shall apply.
//
// 6. Nothing contained herein shall be construed as by implication, estoppels
//    or otherwise:
//    (a) conferring any license or right to use MStar name, trademark, service
//        mark, symbol or any other identification;
//    (b) obligating MStar or any of its affiliates to furnish any person,
//        including without limitation, you and your customers, any assistance
//        of any kind whatsoever, or any information; or
//    (c) conferring any license or right under any intellectual property right.
//
// 7. These terms shall be governed by and construed in accordance with the laws
//    of Taiwan, R.O.C., excluding its conflict of law rules.
//    Any and all dispute arising out hereof or related hereto shall be finally
//    settled by arbitration referred to the Chinese Arbitration Association,
//    Taipei in accordance with the ROC Arbitration Law and the Arbitration
//    Rules of the Association by three (3) arbitrators appointed in accordance
//    with the said Rules.
//    The place of arbitration shall be in Taipei, Taiwan and the language shall
//    be English.
//    The arbitration award shall be final and binding to both parties.
//
//******************************************************************************
//<MStar Software>
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("MStar Confidential Information") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////
#ifndef _DRV_DTC_H_
#define _DRV_DTC_H_

#define UTOPIA 0
#define UTOPIA2L 1

#ifdef UTOPIA_TYPE
    #if (UTOPIA_TYPE == UTOPIA2L)
        #if defined (__aarch64__)
        #define DTC_MS_U32_d "d"
        #define DTC_MS_U32_i "i"
        #define DTC_MS_U32_x "x"
        #define DTC_MS_U32_X "X"
        #define DTC_MS_U32_u "u"

        #define DTC_MS_U64_d "ld"
        #define DTC_MS_U64_i "li"
        #define DTC_MS_U64_x "lx"
        #define DTC_MS_U64_X "lX"
        #define DTC_MS_U64_u "lu"

        #define DTC_MS_S32_d "d"
        #define DTC_MS_S32_i "i"
        #define DTC_MS_S32_x "x"
        #define DTC_MS_S32_X "X"
        #define DTC_MS_S32_u "u"

        #define DTC_MS_S64_d "ld"
        #define DTC_MS_S64_i "li"
        #define DTC_MS_S64_x "lx"
        #define DTC_MS_S64_X "lX"
        #define DTC_MS_S64_u "lu"

        #define DTC_MS_PHY_d DTC_MS_U64_d
        #define DTC_MS_PHY_i DTC_MS_U64_i
        #define DTC_MS_PHY_x DTC_MS_U64_x
        #define DTC_MS_PHY_X DTC_MS_U64_X
        #define DTC_MS_PHY_u DTC_MS_U64_u

        #define DTC_MS_VIRT_d "zd"
        #define DTC_MS_VIRT_i "zi"
        #define DTC_MS_VIRT_x "zx"
        #define DTC_MS_VIRT_X "zX"
        #define DTC_MS_VIRT_u "zu"

        #define DTC_MS_PHYADDR_d "zd"
        #define DTC_MS_PHYADDR_i "zi"
        #define DTC_MS_PHYADDR_x "zx"
        #define DTC_MS_PHYADDR_X "zX"
        #define DTC_MS_PHYADDR_u "zu"
        #else
        #define DTC_MS_U32_d "d"
        #define DTC_MS_U32_i "i"
        #define DTC_MS_U32_x "x"
        #define DTC_MS_U32_X "X"
        #define DTC_MS_U32_u "u"

        #define DTC_MS_U64_d "lld"
        #define DTC_MS_U64_i "lli"
        #define DTC_MS_U64_x "llx"
        #define DTC_MS_U64_X "llX"
        #define DTC_MS_U64_u "llu"

        #define DTC_MS_S32_d "d"
        #define DTC_MS_S32_i "i"
        #define DTC_MS_S32_x "x"
        #define DTC_MS_S32_X "X"
        #define DTC_MS_S32_u "u"

        #define DTC_MS_S64_d "lld"
        #define DTC_MS_S64_i "lli"
        #define DTC_MS_S64_x "llx"
        #define DTC_MS_S64_X "llX"
        #define DTC_MS_S64_u "llu"

        #define DTC_MS_PHY_d DTC_MS_U64_d
        #define DTC_MS_PHY_i DTC_MS_U64_i
        #define DTC_MS_PHY_x DTC_MS_U64_x
        #define DTC_MS_PHY_X DTC_MS_U64_X
        #define DTC_MS_PHY_u DTC_MS_U64_u

        #define DTC_MS_VIRT_d "zd"
        #define DTC_MS_VIRT_i "zi"
        #define DTC_MS_VIRT_x "zx"
        #define DTC_MS_VIRT_X "zX"
        #define DTC_MS_VIRT_u "zu"

        #define DTC_MS_PHYADDR_d "zd"
        #define DTC_MS_PHYADDR_i "zi"
        #define DTC_MS_PHYADDR_x "zx"
        #define DTC_MS_PHYADDR_X "zX"
        #define DTC_MS_PHYADDR_u "zu"
        #endif
    #else
        #define DTC_MS_U32_d "ld"
        #define DTC_MS_U32_i "li"
        #define DTC_MS_U32_x "lx"
        #define DTC_MS_U32_X "lX"
        #define DTC_MS_U32_u "lu"

        #define DTC_MS_U64_d "lld"
        #define DTC_MS_U64_i "lli"
        #define DTC_MS_U64_x "llx"
        #define DTC_MS_U64_X "llX"
        #define DTC_MS_U64_u "llu"

        #define DTC_MS_S32_d "ld"
        #define DTC_MS_S32_i "li"
        #define DTC_MS_S32_x "lx"
        #define DTC_MS_S32_X "lX"
        #define DTC_MS_S32_u "lu"

        #define DTC_MS_S64_d "lld"
        #define DTC_MS_S64_i "lli"
        #define DTC_MS_S64_x "llx"
        #define DTC_MS_S64_X "llX"
        #define DTC_MS_S64_u "llu"

        #define DTC_MS_PHY_d DTC_MS_U32_d
        #define DTC_MS_PHY_i DTC_MS_U32_i
        #define DTC_MS_PHY_x DTC_MS_U32_x
        #define DTC_MS_PHY_X DTC_MS_U32_X
        #define DTC_MS_PHY_u DTC_MS_U32_u

        #define DTC_MS_VIRT_d DTC_MS_U32_d
        #define DTC_MS_VIRT_i DTC_MS_U32_i
        #define DTC_MS_VIRT_x DTC_MS_U32_x
        #define DTC_MS_VIRT_X DTC_MS_U32_X
        #define DTC_MS_VIRT_u DTC_MS_U32_u

        #define DTC_MS_PHYADDR_d DTC_MS_PHY_d
        #define DTC_MS_PHYADDR_i DTC_MS_PHY_i
        #define DTC_MS_PHYADDR_x DTC_MS_PHY_x
        #define DTC_MS_PHYADDR_X DTC_MS_PHY_X
        #define DTC_MS_PHYADDR_u DTC_MS_PHY_u
    #endif
#else
#define DTC_MS_U32_d "ld"
#define DTC_MS_U32_i "li"
#define DTC_MS_U32_x "lx"
#define DTC_MS_U32_X "lX"
#define DTC_MS_U32_u "lu"

#define DTC_MS_U64_d "lld"
#define DTC_MS_U64_i "lli"
#define DTC_MS_U64_x "llx"
#define DTC_MS_U64_X "llX"
#define DTC_MS_U64_u "llu"

#define DTC_MS_S32_d "ld"
#define DTC_MS_S32_i "li"
#define DTC_MS_S32_x "lx"
#define DTC_MS_S32_X "lX"
#define DTC_MS_S32_u "lu"

#define DTC_MS_S64_d "lld"
#define DTC_MS_S64_i "lli"
#define DTC_MS_S64_x "llx"
#define DTC_MS_S64_X "llX"
#define DTC_MS_S64_u "llu"

#define DTC_MS_PHYADDR_d "ld"
#define DTC_MS_PHYADDR_i "li"
#define DTC_MS_PHYADDR_x "lx"
#define DTC_MS_PHYADDR_X "lX"
#define DTC_MS_PHYADDR_u "lu"
#endif

#endif