1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 79*53ee8cc1Swenshuai.xi // 80*53ee8cc1Swenshuai.xi // Copyright (c) 2006-2007 MStar Semiconductor, Inc. 81*53ee8cc1Swenshuai.xi // All rights reserved. 82*53ee8cc1Swenshuai.xi // 83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained 84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of 85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence 86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient. 87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure, 88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling, 89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential 90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the 91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom. 92*53ee8cc1Swenshuai.xi // 93*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 94*53ee8cc1Swenshuai.xi 95*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////// 96*53ee8cc1Swenshuai.xi /// 97*53ee8cc1Swenshuai.xi /// @file drvMSPI_v2.h 98*53ee8cc1Swenshuai.xi /// @brief MSPI Driver Interface 99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc. 100*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////////////////////////////////////// 101*53ee8cc1Swenshuai.xi 102*53ee8cc1Swenshuai.xi #ifndef _DRV_MSPI_V2_H_ 103*53ee8cc1Swenshuai.xi #define _DRV_MSPI_V2_H_ 104*53ee8cc1Swenshuai.xi 105*53ee8cc1Swenshuai.xi #ifdef __cplusplus 106*53ee8cc1Swenshuai.xi extern "C" 107*53ee8cc1Swenshuai.xi { 108*53ee8cc1Swenshuai.xi #endif 109*53ee8cc1Swenshuai.xi 110*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 111*53ee8cc1Swenshuai.xi // Defines 112*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 113*53ee8cc1Swenshuai.xi // below for utopia20 structure 114*53ee8cc1Swenshuai.xi 115*53ee8cc1Swenshuai.xi 116*53ee8cc1Swenshuai.xi typedef enum { 117*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_Init_Ext, 118*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_Init, 119*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_Read, 120*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_Write, 121*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_DCConfig, 122*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_CLKConfig, 123*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_FRAMEConfig, 124*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_SlaveEnable, 125*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_SetPowerState, 126*53ee8cc1Swenshuai.xi MDrv_CMD_MSPI_DbgLEvel, 127*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_Init_Ext, 128*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_Init, 129*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_Read, 130*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_Write, 131*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_DCConfig, 132*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_CLKConfig, 133*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_FRAMEConfig, 134*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_SlaveEnable, 135*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_CSPadConfig, 136*53ee8cc1Swenshuai.xi MDrv_CMD_MasterSPI_MaxClkConfig, 137*53ee8cc1Swenshuai.xi } eMSPIIoctlOpt; 138*53ee8cc1Swenshuai.xi 139*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 140*53ee8cc1Swenshuai.xi // Macros 141*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 142*53ee8cc1Swenshuai.xi 143*53ee8cc1Swenshuai.xi 144*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 145*53ee8cc1Swenshuai.xi // Type and Structure Declaration 146*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 147*53ee8cc1Swenshuai.xi 148*53ee8cc1Swenshuai.xi typedef struct _MPSI_INIT_EXT 149*53ee8cc1Swenshuai.xi { 150*53ee8cc1Swenshuai.xi MS_U8 u8HWNum; 151*53ee8cc1Swenshuai.xi }MSPI_INIT_EXT, *PMSPI_INIT_EXT; 152*53ee8cc1Swenshuai.xi 153*53ee8cc1Swenshuai.xi typedef struct _MSPI_INIT 154*53ee8cc1Swenshuai.xi { 155*53ee8cc1Swenshuai.xi MSPI_config *ptMSPIConfig; 156*53ee8cc1Swenshuai.xi MS_U8 u8HWNum; 157*53ee8cc1Swenshuai.xi }MSPI_INIT, *PMSPI_INIT; 158*53ee8cc1Swenshuai.xi 159*53ee8cc1Swenshuai.xi typedef struct _MSPI_READ 160*53ee8cc1Swenshuai.xi { 161*53ee8cc1Swenshuai.xi MS_U8 *pu8Data; 162*53ee8cc1Swenshuai.xi MS_U16 u16Size; 163*53ee8cc1Swenshuai.xi }MSPI_READ, *PMSPI_READ; 164*53ee8cc1Swenshuai.xi 165*53ee8cc1Swenshuai.xi typedef struct _MSPI_WRITE 166*53ee8cc1Swenshuai.xi { 167*53ee8cc1Swenshuai.xi MS_U8 *pu8Data; 168*53ee8cc1Swenshuai.xi MS_U16 u16Size; 169*53ee8cc1Swenshuai.xi }MSPI_WRITE, *PMSPI_WRITE; 170*53ee8cc1Swenshuai.xi 171*53ee8cc1Swenshuai.xi typedef struct _MSPI_DCCONFIG 172*53ee8cc1Swenshuai.xi { 173*53ee8cc1Swenshuai.xi MSPI_DCConfig *ptDCConfig; 174*53ee8cc1Swenshuai.xi }MSPI_DCCONFIG, *PMSPI_DCCONFIG; 175*53ee8cc1Swenshuai.xi 176*53ee8cc1Swenshuai.xi typedef struct _MSPI_CLKCONFIG 177*53ee8cc1Swenshuai.xi { 178*53ee8cc1Swenshuai.xi MSPI_CLKConfig *ptCLKConfig; 179*53ee8cc1Swenshuai.xi }MSPI_CLKCONFIG, *PMSPI_CLKCONFIG; 180*53ee8cc1Swenshuai.xi 181*53ee8cc1Swenshuai.xi typedef struct _MSPI_FRAMECONFIG 182*53ee8cc1Swenshuai.xi { 183*53ee8cc1Swenshuai.xi MSPI_FrameConfig *ptFrameConfig; 184*53ee8cc1Swenshuai.xi }MSPI_FRAMECONFIG, *PMSPI_FRAMECONFIG; 185*53ee8cc1Swenshuai.xi 186*53ee8cc1Swenshuai.xi typedef struct _MSPI_SLAVE_ENABLE 187*53ee8cc1Swenshuai.xi { 188*53ee8cc1Swenshuai.xi MS_BOOL bEnable; 189*53ee8cc1Swenshuai.xi }MSPI_SLAVE_ENABLE, *PMSPI_SLAVE_ENABLE; 190*53ee8cc1Swenshuai.xi 191*53ee8cc1Swenshuai.xi typedef struct _MSPI_SETPOWERSTATE 192*53ee8cc1Swenshuai.xi { 193*53ee8cc1Swenshuai.xi EN_POWER_MODE enPowerState; 194*53ee8cc1Swenshuai.xi }MSPISETPOWERSTATE, *PMSPISETPOWERSTATE; 195*53ee8cc1Swenshuai.xi 196*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_READ 197*53ee8cc1Swenshuai.xi { 198*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 199*53ee8cc1Swenshuai.xi MS_U8 *pu8Data; 200*53ee8cc1Swenshuai.xi MS_U16 u16Size; 201*53ee8cc1Swenshuai.xi }MASTERSPI_READ, *PMASTERSPI_READ; 202*53ee8cc1Swenshuai.xi 203*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_WRITE 204*53ee8cc1Swenshuai.xi { 205*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 206*53ee8cc1Swenshuai.xi MS_U8 *pu8Data; 207*53ee8cc1Swenshuai.xi MS_U16 u16Size; 208*53ee8cc1Swenshuai.xi }MASTERSPI_WRITE, *PMASTERSPI_WRITE; 209*53ee8cc1Swenshuai.xi 210*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_DCCONFIG 211*53ee8cc1Swenshuai.xi { 212*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 213*53ee8cc1Swenshuai.xi MSPI_DCConfig *ptDCConfig; 214*53ee8cc1Swenshuai.xi }MASTERSPI_DCCONFIG, *PMASTERSPI_DCCONFIG; 215*53ee8cc1Swenshuai.xi 216*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_CLKCONFIG 217*53ee8cc1Swenshuai.xi { 218*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 219*53ee8cc1Swenshuai.xi MSPI_CLKConfig *ptCLKConfig; 220*53ee8cc1Swenshuai.xi }MASTERSPI_CLKCONFIG, *PMASTERSPI_CLKCONFIG; 221*53ee8cc1Swenshuai.xi 222*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_FRAMECONFIG 223*53ee8cc1Swenshuai.xi { 224*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 225*53ee8cc1Swenshuai.xi MSPI_FrameConfig *ptFrameConfig; 226*53ee8cc1Swenshuai.xi }MASTERSPI_FRAMECONFIG, *PMASTERSPI_FRAMECONFIG; 227*53ee8cc1Swenshuai.xi 228*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_SLAVE_ENABLE 229*53ee8cc1Swenshuai.xi { 230*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 231*53ee8cc1Swenshuai.xi MS_BOOL bEnable; 232*53ee8cc1Swenshuai.xi }MASTERSPI_SLAVE_ENABLE, *PMASTERSPI_SLAVE_ENABLE; 233*53ee8cc1Swenshuai.xi 234*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_CSPADCONFIG 235*53ee8cc1Swenshuai.xi { 236*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 237*53ee8cc1Swenshuai.xi MS_U32 u32CsPad; 238*53ee8cc1Swenshuai.xi }MASTERSPI_CS_PADCONFIG, *PMASTERSPI_CSPADCONFIG; 239*53ee8cc1Swenshuai.xi 240*53ee8cc1Swenshuai.xi typedef struct _MASTERSPI_MAXCLKCONFIG 241*53ee8cc1Swenshuai.xi { 242*53ee8cc1Swenshuai.xi MS_U32 u32DevID; 243*53ee8cc1Swenshuai.xi MS_U32 u32MaxClk; 244*53ee8cc1Swenshuai.xi }MASTERSPI_MAXCLKCONFIG, *PMASTERSPI_MAXCLKCONFIG; 245*53ee8cc1Swenshuai.xi 246*53ee8cc1Swenshuai.xi typedef struct _MSPI_SETDBGLEVEL 247*53ee8cc1Swenshuai.xi { 248*53ee8cc1Swenshuai.xi MS_U8 u8DbgLevel; 249*53ee8cc1Swenshuai.xi }MSPI_SETDBGLEVEL, *PMSPI_SETDBGLEVEL; 250*53ee8cc1Swenshuai.xi 251*53ee8cc1Swenshuai.xi 252*53ee8cc1Swenshuai.xi //MSPI DRV For Local Dimming API Structure Declaration 253*53ee8cc1Swenshuai.xi 254*53ee8cc1Swenshuai.xi //ST_DRV_MSPI_INFO describe mspi spec 255*53ee8cc1Swenshuai.xi typedef struct 256*53ee8cc1Swenshuai.xi { 257*53ee8cc1Swenshuai.xi MS_U8 u8MspiChanel; //mspi chanel 258*53ee8cc1Swenshuai.xi MS_U8 u8MspiMode; //mspi triggle mode 259*53ee8cc1Swenshuai.xi MS_U32 u32MspiClk; //spi clk 260*53ee8cc1Swenshuai.xi MS_U8 u8WBitConfig[8]; //write mode :The bits for per byte 261*53ee8cc1Swenshuai.xi MS_U8 u8RBitConfig[8]; //read mode :The bits for per byte 262*53ee8cc1Swenshuai.xi MS_U8 u8TrStart; //start delay time The time from "reg_MSPI_trigger" to first SPI clock 263*53ee8cc1Swenshuai.xi MS_U8 u8TrEnd; //end delay time The time from last SPI clock to "reg_MSPI_done_flag" 264*53ee8cc1Swenshuai.xi MS_U8 u8TB; //The time between byte to byte transfer 265*53ee8cc1Swenshuai.xi MS_U8 u8TRW; //The time between last write and first read 266*53ee8cc1Swenshuai.xi }ST_DRV_MSPI_INFO; 267*53ee8cc1Swenshuai.xi 268*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 269*53ee8cc1Swenshuai.xi // Extern Global Variabls 270*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 271*53ee8cc1Swenshuai.xi 272*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 273*53ee8cc1Swenshuai.xi // Extern Functions 274*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 275*53ee8cc1Swenshuai.xi 276*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////// 277*53ee8cc1Swenshuai.xi 278*53ee8cc1Swenshuai.xi #ifdef __cplusplus 279*53ee8cc1Swenshuai.xi } 280*53ee8cc1Swenshuai.xi #endif 281*53ee8cc1Swenshuai.xi 282*53ee8cc1Swenshuai.xi #endif // _DRV_MSPI_V2_H_ 283*53ee8cc1Swenshuai.xi 284