xref: /utopia/UTPA2-700.0.x/mxlib/include/drvDMD_common.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// @file   drvDMD_common.h
98*53ee8cc1Swenshuai.xi /// @brief  DVBC Driver Interface
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _DRV_DMD_COMMON_H_
103*53ee8cc1Swenshuai.xi #define _DRV_DMD_COMMON_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi #ifdef __cplusplus
106*53ee8cc1Swenshuai.xi extern "C"
107*53ee8cc1Swenshuai.xi {
108*53ee8cc1Swenshuai.xi #endif
109*53ee8cc1Swenshuai.xi 
110*53ee8cc1Swenshuai.xi 
111*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
112*53ee8cc1Swenshuai.xi //  Driver Capability
113*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
114*53ee8cc1Swenshuai.xi 
115*53ee8cc1Swenshuai.xi 
116*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
117*53ee8cc1Swenshuai.xi //  Macro and Define
118*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
119*53ee8cc1Swenshuai.xi #define USE_UTOPIA2P0
120*53ee8cc1Swenshuai.xi 
121*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
122*53ee8cc1Swenshuai.xi //  Type and Structure
123*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
124*53ee8cc1Swenshuai.xi typedef enum
125*53ee8cc1Swenshuai.xi {
126*53ee8cc1Swenshuai.xi     _QPSK        = 0x0,
127*53ee8cc1Swenshuai.xi     _16QAM        = 0x1,
128*53ee8cc1Swenshuai.xi     _64QAM        = 0x2,
129*53ee8cc1Swenshuai.xi     _UNKNOW_QAM   = 0xff,
130*53ee8cc1Swenshuai.xi }DMD_CONSTEL;
131*53ee8cc1Swenshuai.xi 
132*53ee8cc1Swenshuai.xi typedef enum
133*53ee8cc1Swenshuai.xi {
134*53ee8cc1Swenshuai.xi     _CR1Y2        = 0x0,
135*53ee8cc1Swenshuai.xi     _CR2Y3        = 0x1,
136*53ee8cc1Swenshuai.xi     _CR3Y4        = 0x2,
137*53ee8cc1Swenshuai.xi     _CR5Y6        = 0x3,
138*53ee8cc1Swenshuai.xi     _CR7Y8        = 0x4,
139*53ee8cc1Swenshuai.xi     _UNKNOW_CR   = 0xff,
140*53ee8cc1Swenshuai.xi }DMD_CODERATE;
141*53ee8cc1Swenshuai.xi 
142*53ee8cc1Swenshuai.xi 
143*53ee8cc1Swenshuai.xi //bryan temp mark
144*53ee8cc1Swenshuai.xi #if(1)
145*53ee8cc1Swenshuai.xi typedef struct
146*53ee8cc1Swenshuai.xi {
147*53ee8cc1Swenshuai.xi     float   power_db;
148*53ee8cc1Swenshuai.xi     MS_U8   sar3_val;
149*53ee8cc1Swenshuai.xi }DMD_RFAGC_SSI;
150*53ee8cc1Swenshuai.xi 
151*53ee8cc1Swenshuai.xi typedef struct
152*53ee8cc1Swenshuai.xi {
153*53ee8cc1Swenshuai.xi     float   power_db;
154*53ee8cc1Swenshuai.xi     MS_U8   agc_val;
155*53ee8cc1Swenshuai.xi }DMD_IFAGC_SSI;
156*53ee8cc1Swenshuai.xi 
157*53ee8cc1Swenshuai.xi typedef struct
158*53ee8cc1Swenshuai.xi {
159*53ee8cc1Swenshuai.xi     float   attn_db;
160*53ee8cc1Swenshuai.xi     MS_U8   agc_err;
161*53ee8cc1Swenshuai.xi }DMD_IFAGC_ERR;
162*53ee8cc1Swenshuai.xi 
163*53ee8cc1Swenshuai.xi typedef struct
164*53ee8cc1Swenshuai.xi {
165*53ee8cc1Swenshuai.xi     DMD_CONSTEL         constel;
166*53ee8cc1Swenshuai.xi     DMD_CODERATE        code_rate;
167*53ee8cc1Swenshuai.xi     float               p_ref;
168*53ee8cc1Swenshuai.xi }DMD_SSI_DBM_NORDIGP1;
169*53ee8cc1Swenshuai.xi 
170*53ee8cc1Swenshuai.xi typedef struct
171*53ee8cc1Swenshuai.xi {
172*53ee8cc1Swenshuai.xi     DMD_CONSTEL   constel;
173*53ee8cc1Swenshuai.xi     DMD_CODERATE   code_rate;
174*53ee8cc1Swenshuai.xi     float   cn_ref;
175*53ee8cc1Swenshuai.xi }DMD_SQI_CN_NORDIGP1;
176*53ee8cc1Swenshuai.xi 
177*53ee8cc1Swenshuai.xi typedef struct
178*53ee8cc1Swenshuai.xi {
179*53ee8cc1Swenshuai.xi     DMD_RFAGC_SSI *pRfagcSsi;
180*53ee8cc1Swenshuai.xi     MS_U16 u16RfagcSsi_Size;
181*53ee8cc1Swenshuai.xi     DMD_IFAGC_SSI *pIfagcSsi_LoRef;
182*53ee8cc1Swenshuai.xi     MS_U16 u16IfagcSsi_LoRef_Size;
183*53ee8cc1Swenshuai.xi     DMD_IFAGC_SSI *pIfagcSsi_HiRef;
184*53ee8cc1Swenshuai.xi     MS_U16 u16IfagcSsi_HiRef_Size;
185*53ee8cc1Swenshuai.xi     DMD_IFAGC_ERR *pIfagcErr_LoRef;
186*53ee8cc1Swenshuai.xi     MS_U16 u16IfagcErr_LoRef_Size;
187*53ee8cc1Swenshuai.xi     DMD_IFAGC_ERR *pIfagcErr_HiRef;
188*53ee8cc1Swenshuai.xi     MS_U16 u16IfagcErr_HiRef_Size;
189*53ee8cc1Swenshuai.xi }DMD_SSI_TABLE;
190*53ee8cc1Swenshuai.xi #endif
191*53ee8cc1Swenshuai.xi typedef struct _s_I2C_Interface_func
192*53ee8cc1Swenshuai.xi {
193*53ee8cc1Swenshuai.xi     MS_BOOL (*I2C_WriteBytes)(MS_U16 u16BusNumSlaveID, MS_U8 u8addrcount, MS_U8* pu8addr, MS_U16 u16size, MS_U8* pu8data);
194*53ee8cc1Swenshuai.xi     MS_BOOL (*I2C_ReadBytes)(MS_U16 u16BusNumSlaveID, MS_U8 u8AddrNum, MS_U8* paddr, MS_U16 u16size, MS_U8* pu8data);
195*53ee8cc1Swenshuai.xi }s_I2C_Interface_func;
196*53ee8cc1Swenshuai.xi 
197*53ee8cc1Swenshuai.xi 
198*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
199*53ee8cc1Swenshuai.xi //  Function and Variable
200*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
201*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_PreInit(void);
202*53ee8cc1Swenshuai.xi DLL_PUBLIC void MDrv_DMD_RFAGC_Tristate(MS_BOOL bEnable);
203*53ee8cc1Swenshuai.xi DLL_PUBLIC void MDrv_DMD_IFAGC_Tristate(MS_BOOL bEnable);
204*53ee8cc1Swenshuai.xi 
205*53ee8cc1Swenshuai.xi /************************************************************************************************
206*53ee8cc1Swenshuai.xi   Subject:    MDrv_DMD_TSO_Clk_Control
207*53ee8cc1Swenshuai.xi   Function:   ts output clock frequency and phase configure
208*53ee8cc1Swenshuai.xi   Parmeter:   u8cmd_array, clock div,           0x01, div (0x00~0x1f),
209*53ee8cc1Swenshuai.xi                            clock phase inv,     0x02, inv_en (0,1),
210*53ee8cc1Swenshuai.xi                            clock phase tuning,  0x03, phase_tuning_en (0,1), tuning_num (0x00~0x1f)
211*53ee8cc1Swenshuai.xi   Return:     MS_BOOL
212*53ee8cc1Swenshuai.xi   Remark:
213*53ee8cc1Swenshuai.xi *************************************************************************************************/
214*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_TSO_Clk_Control(MS_U8 *u8cmd_array);
215*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_ReadReg(MS_U32 u32Reg, MS_U8 *u8Value);
216*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_WriteReg(MS_U32 u32Reg, MS_U8 u8Value);
217*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_WriteRegs(MS_U32 u32Reg, MS_U8 *u8Value, MS_U8 u8Length);
218*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_I2C_Channel_Change(MS_U8 ch_num);
219*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_I2C_Channel_Set(MS_U8  ch_num);
220*53ee8cc1Swenshuai.xi 
221*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_SSPI_Init(MS_U8  u8DeviceNum);
222*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_SSPI_MIU_Writes(MS_U32 u32Addr, MS_U8 *pdata, MS_U16 u16Size);
223*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_SSPI_MIU_Reads(MS_U32 u32Addr, MS_U8 *pdata, MS_U16 u16Size);
224*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_SSPI_RIU_Write8(MS_U16 u16Addr, MS_U8 data);
225*53ee8cc1Swenshuai.xi DLL_PUBLIC MS_BOOL MDrv_DMD_SSPI_RIU_Read8(MS_U16 u16Addr, MS_U8 *pdata);
226*53ee8cc1Swenshuai.xi #ifdef __cplusplus
227*53ee8cc1Swenshuai.xi }
228*53ee8cc1Swenshuai.xi #endif
229*53ee8cc1Swenshuai.xi 
230*53ee8cc1Swenshuai.xi 
231*53ee8cc1Swenshuai.xi #endif // _DRV_DVBC_H_
232*53ee8cc1Swenshuai.xi 
233