1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi #ifndef DRV_USB_HOST_CONFIG_H 79*53ee8cc1Swenshuai.xi #define DRV_USB_HOST_CONFIG_H 80*53ee8cc1Swenshuai.xi 81*53ee8cc1Swenshuai.xi //#define ATV_SERISE_USE 82*53ee8cc1Swenshuai.xi //#define NEPTUNE_SERIAL_USE 83*53ee8cc1Swenshuai.xi //#define CERAMAL_SERISE_USE 84*53ee8cc1Swenshuai.xi //#define PLUTO_SERIAL_USE 85*53ee8cc1Swenshuai.xi //#define TITANIA2_SERIAL_USE 86*53ee8cc1Swenshuai.xi #define TITANIA3_SERIAL_USE 87*53ee8cc1Swenshuai.xi //#define EUCLID_SERIAL_USE 88*53ee8cc1Swenshuai.xi 89*53ee8cc1Swenshuai.xi #if defined (MCU_AEON) 90*53ee8cc1Swenshuai.xi #define CPU_TYPE_AEON 91*53ee8cc1Swenshuai.xi #elif defined (MCU_MIPS_4KE) || defined(MCU_MIPS_34K) || defined(MCU_MIPS_74K) || defined(MCU_MIPS_1004K) 92*53ee8cc1Swenshuai.xi #define CPU_TYPE_MIPS 93*53ee8cc1Swenshuai.xi #elif defined (__arm__) || defined (__aarch64__) 94*53ee8cc1Swenshuai.xi #define CPU_TYPE_ARM 95*53ee8cc1Swenshuai.xi #else 96*53ee8cc1Swenshuai.xi #if defined (MIPS_CHAKRA) 97*53ee8cc1Swenshuai.xi #define CPU_TYPE_MIPS 98*53ee8cc1Swenshuai.xi #else 99*53ee8cc1Swenshuai.xi #define CPU_TYPE_AEON 100*53ee8cc1Swenshuai.xi #endif 101*53ee8cc1Swenshuai.xi #endif 102*53ee8cc1Swenshuai.xi 103*53ee8cc1Swenshuai.xi 104*53ee8cc1Swenshuai.xi #if defined(CPU_TYPE_AEON) 105*53ee8cc1Swenshuai.xi #define OS_BASE_ADDR 0xa0000000 106*53ee8cc1Swenshuai.xi #elif defined(CPU_TYPE_MIPS) 107*53ee8cc1Swenshuai.xi #if defined(TITANIA3_SERIAL_USE) || defined(EUCLID_SERIAL_USE) 108*53ee8cc1Swenshuai.xi #define OS_BASE_ADDR 0xbf000000 109*53ee8cc1Swenshuai.xi #else 110*53ee8cc1Swenshuai.xi #define OS_BASE_ADDR 0xbf800000 111*53ee8cc1Swenshuai.xi #endif 112*53ee8cc1Swenshuai.xi #elif defined(CPU_TYPE_ARM) 113*53ee8cc1Swenshuai.xi #define OS_BASE_ADDR 0xfd000000 114*53ee8cc1Swenshuai.xi #else 115*53ee8cc1Swenshuai.xi #No_CPU_type_for_USB 116*53ee8cc1Swenshuai.xi #endif 117*53ee8cc1Swenshuai.xi 118*53ee8cc1Swenshuai.xi #ifdef PLUTO_SERIAL_USE 119*53ee8cc1Swenshuai.xi #define UHC_BASE (OS_BASE_ADDR+0x4800) 120*53ee8cc1Swenshuai.xi #define UHC2_BASE (OS_BASE_ADDR+0x1600) 121*53ee8cc1Swenshuai.xi #define UTMIBaseAddr (OS_BASE_ADDR+0x7500) 122*53ee8cc1Swenshuai.xi #define UTMIBaseAddr2 (OS_BASE_ADDR+0x7580) 123*53ee8cc1Swenshuai.xi #define USBCBase (OS_BASE_ADDR+0xe00) 124*53ee8cc1Swenshuai.xi #define USBCBase2 (OS_BASE_ADDR+0x1800) 125*53ee8cc1Swenshuai.xi #endif 126*53ee8cc1Swenshuai.xi 127*53ee8cc1Swenshuai.xi #ifdef TITANIA2_SERIAL_USE 128*53ee8cc1Swenshuai.xi #define UHC_BASE (OS_BASE_ADDR+0x4800) 129*53ee8cc1Swenshuai.xi #define UHC2_BASE (OS_BASE_ADDR+0x1a00) 130*53ee8cc1Swenshuai.xi #define UTMIBaseAddr (OS_BASE_ADDR+0x7500) 131*53ee8cc1Swenshuai.xi #define UTMIBaseAddr2 (OS_BASE_ADDR+0x7400) 132*53ee8cc1Swenshuai.xi #define USBCBase (OS_BASE_ADDR+0xe00) 133*53ee8cc1Swenshuai.xi #define USBCBase2 (OS_BASE_ADDR+0xf00) 134*53ee8cc1Swenshuai.xi #endif 135*53ee8cc1Swenshuai.xi 136*53ee8cc1Swenshuai.xi #ifdef EUCLID_SERIAL_USE 137*53ee8cc1Swenshuai.xi #define UHC_BASE (OS_BASE_ADDR+0x204800) 138*53ee8cc1Swenshuai.xi #define UHC2_BASE (OS_BASE_ADDR+0x201a00) 139*53ee8cc1Swenshuai.xi #define UTMIBaseAddr (OS_BASE_ADDR+0x207500) 140*53ee8cc1Swenshuai.xi #define UTMIBaseAddr2 (OS_BASE_ADDR+0x207400) 141*53ee8cc1Swenshuai.xi #define USBCBase (OS_BASE_ADDR+0x200e00) 142*53ee8cc1Swenshuai.xi #define USBCBase2 (OS_BASE_ADDR+0x200f00) 143*53ee8cc1Swenshuai.xi #endif 144*53ee8cc1Swenshuai.xi 145*53ee8cc1Swenshuai.xi #ifdef TITANIA3_SERIAL_USE 146*53ee8cc1Swenshuai.xi #define UHC_BASE (OS_BASE_ADDR+0x204800) 147*53ee8cc1Swenshuai.xi #define UHC2_BASE (OS_BASE_ADDR+0x201a00) 148*53ee8cc1Swenshuai.xi #define UTMIBaseAddr (OS_BASE_ADDR+0x207500) 149*53ee8cc1Swenshuai.xi #define UTMIBaseAddr2 (OS_BASE_ADDR+0x207400) 150*53ee8cc1Swenshuai.xi #define USBCBase (OS_BASE_ADDR+0x200e00) 151*53ee8cc1Swenshuai.xi #define USBCBase2 (OS_BASE_ADDR+0x200f00) 152*53ee8cc1Swenshuai.xi 153*53ee8cc1Swenshuai.xi #define UHC3_BASE (OS_BASE_ADDR+0x227200) 154*53ee8cc1Swenshuai.xi #define UTMIBaseAddr3 (OS_BASE_ADDR+0x207200) 155*53ee8cc1Swenshuai.xi #define USBCBase3 (OS_BASE_ADDR+0x227000) 156*53ee8cc1Swenshuai.xi 157*53ee8cc1Swenshuai.xi #define UHC4_BASE (OS_BASE_ADDR+0x244c00) 158*53ee8cc1Swenshuai.xi #define UTMIBaseAddr4 (OS_BASE_ADDR+0x244100) 159*53ee8cc1Swenshuai.xi #define USBCBase4 (OS_BASE_ADDR+0x227100) 160*53ee8cc1Swenshuai.xi #endif 161*53ee8cc1Swenshuai.xi 162*53ee8cc1Swenshuai.xi #ifdef TRITON_SERIAL_USE 163*53ee8cc1Swenshuai.xi #define UHC_BASE 0x2e00 164*53ee8cc1Swenshuai.xi #define UTMIBaseAddr 0x3100 165*53ee8cc1Swenshuai.xi #endif 166*53ee8cc1Swenshuai.xi 167*53ee8cc1Swenshuai.xi #ifdef NEPTUNE_SERIAL_USE 168*53ee8cc1Swenshuai.xi #define UHC_BASE (OS_BASE_ADDR+0x4800) 169*53ee8cc1Swenshuai.xi #define UTMIBaseAddr (OS_BASE_ADDR+0x7500) 170*53ee8cc1Swenshuai.xi #endif 171*53ee8cc1Swenshuai.xi 172*53ee8cc1Swenshuai.xi #if 0 173*53ee8cc1Swenshuai.xi #ifdef CERAMAL_SERISE_USE 174*53ee8cc1Swenshuai.xi #define UHC_BASE 0x2400 175*53ee8cc1Swenshuai.xi #define UTMIBaseAddr 0x1f00 176*53ee8cc1Swenshuai.xi #define OnePort_OTG_EHCI 177*53ee8cc1Swenshuai.xi #define Process_018_USE 178*53ee8cc1Swenshuai.xi #endif 179*53ee8cc1Swenshuai.xi #endif 180*53ee8cc1Swenshuai.xi 181*53ee8cc1Swenshuai.xi #ifdef ATV_SERISE_USE 182*53ee8cc1Swenshuai.xi #define UHC_BASE (OS_BASE_ADDR+0x4800) 183*53ee8cc1Swenshuai.xi #define UTMIBaseAddr (OS_BASE_ADDR+0x7500) 184*53ee8cc1Swenshuai.xi #endif 185*53ee8cc1Swenshuai.xi 186*53ee8cc1Swenshuai.xi 187*53ee8cc1Swenshuai.xi //#define USB_PTP_ENABLE 188*53ee8cc1Swenshuai.xi //#define USB2_PTP_ENABLE 189*53ee8cc1Swenshuai.xi //#define USB3_PTP_ENABLE 190*53ee8cc1Swenshuai.xi //#define USB4_PTP_ENABLE 191*53ee8cc1Swenshuai.xi 192*53ee8cc1Swenshuai.xi #define USB_HID_ENABLE 193*53ee8cc1Swenshuai.xi #define USB2_HID_ENABLE 194*53ee8cc1Swenshuai.xi //#define USB3_HID_ENABLE 195*53ee8cc1Swenshuai.xi //#define USB4_HID_ENABLE 196*53ee8cc1Swenshuai.xi 197*53ee8cc1Swenshuai.xi 198*53ee8cc1Swenshuai.xi #endif //#ifndef DRV_USB_HOST_CONFIG_H 199*53ee8cc1Swenshuai.xi 200