1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi // such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi // third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any
38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi // parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi // ("Services").
52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi // or otherwise:
58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi // with the said Rules.
72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi // be English.
74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi
79*53ee8cc1Swenshuai.xi
80*53ee8cc1Swenshuai.xi #ifndef _PORTS_H_
81*53ee8cc1Swenshuai.xi #define _PORTS_H_
82*53ee8cc1Swenshuai.xi
83*53ee8cc1Swenshuai.xi #include <cyg/hal/hal_arch.h>
84*53ee8cc1Swenshuai.xi #include "MsCommon.h"
85*53ee8cc1Swenshuai.xi #include "../drvUsbcommon.h"
86*53ee8cc1Swenshuai.xi
87*53ee8cc1Swenshuai.xi #undef CONFIG_FARADAY_USB
88*53ee8cc1Swenshuai.xi #define CONFIG_FARADAY_USB
89*53ee8cc1Swenshuai.xi
90*53ee8cc1Swenshuai.xi
91*53ee8cc1Swenshuai.xi #define USB_ASSERT( _bool_, _msg_ ) \
92*53ee8cc1Swenshuai.xi do { \
93*53ee8cc1Swenshuai.xi if ( ! ( _bool_ ) ) \
94*53ee8cc1Swenshuai.xi { while (1){} } \
95*53ee8cc1Swenshuai.xi } while (0);
96*53ee8cc1Swenshuai.xi
97*53ee8cc1Swenshuai.xi
98*53ee8cc1Swenshuai.xi
99*53ee8cc1Swenshuai.xi /* Cache instruction opcodes */
100*53ee8cc1Swenshuai.xi #define HAL_CACHE_OP(which, op) (which | (op << 2))
101*53ee8cc1Swenshuai.xi #define HAL_DCACHE_HIT_INVALIDATE 0x5 // write back and invalidate
102*53ee8cc1Swenshuai.xi #define HAL_HIT_INVALIDATE 0x4 // address invalidate
103*53ee8cc1Swenshuai.xi
104*53ee8cc1Swenshuai.xi #define HAL_WHICH_ICACHE 0x0
105*53ee8cc1Swenshuai.xi #define HAL_WHICH_DCACHE 0x1
106*53ee8cc1Swenshuai.xi
107*53ee8cc1Swenshuai.xi ///#define HAL_DCACHE_LINE_SIZE 16 // Size of a data cache line
108*53ee8cc1Swenshuai.xi
109*53ee8cc1Swenshuai.xi #define HAL_MIPS32_DCACHE_START_ADDRESS(_addr_) \
110*53ee8cc1Swenshuai.xi (((U32)(_addr_)) & ~(HAL_DCACHE_LINE_SIZE-1))
111*53ee8cc1Swenshuai.xi
112*53ee8cc1Swenshuai.xi #define HAL_MIPS32_DCACHE_END_ADDRESS(_addr_, _asize_) \
113*53ee8cc1Swenshuai.xi (((U32)((_addr_) + (_asize_) + (HAL_DCACHE_LINE_SIZE-1) )) & ~(HAL_DCACHE_LINE_SIZE-1))
114*53ee8cc1Swenshuai.xi
115*53ee8cc1Swenshuai.xi
116*53ee8cc1Swenshuai.xi #if 0
117*53ee8cc1Swenshuai.xi
118*53ee8cc1Swenshuai.xi #define USBHAL_DCACHE_FLUSH( _base_ , _asize_ ) \
119*53ee8cc1Swenshuai.xi do { \
120*53ee8cc1Swenshuai.xi register U32 _addr_ = HAL_MIPS32_DCACHE_START_ADDRESS((U32)(_base_)); \
121*53ee8cc1Swenshuai.xi register U32 _eaddr_ = HAL_MIPS32_DCACHE_END_ADDRESS((U32)(_base_), _asize_); \
122*53ee8cc1Swenshuai.xi for( ; _addr_ < _eaddr_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
123*53ee8cc1Swenshuai.xi asm volatile (" cache %0, 0(%1)" \
124*53ee8cc1Swenshuai.xi : \
125*53ee8cc1Swenshuai.xi : "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_DCACHE_HIT_INVALIDATE)), \
126*53ee8cc1Swenshuai.xi "r"(_addr_)); \
127*53ee8cc1Swenshuai.xi } while (0)
128*53ee8cc1Swenshuai.xi
129*53ee8cc1Swenshuai.xi #define USBHAL_DCACHE_INVALIDATE( _base_ , _asize_ ) \
130*53ee8cc1Swenshuai.xi do { \
131*53ee8cc1Swenshuai.xi register U32 _addr_ = HAL_MIPS32_DCACHE_START_ADDRESS( (U32)(_base_) ); \
132*53ee8cc1Swenshuai.xi register U32 _eaddr_ = HAL_MIPS32_DCACHE_END_ADDRESS( (U32)(_base_) , (_asize_) ); \
133*53ee8cc1Swenshuai.xi for( ; _addr_ < _eaddr_; _addr_ += HAL_DCACHE_LINE_SIZE ) \
134*53ee8cc1Swenshuai.xi asm volatile (" cache %0, 0(%1)" \
135*53ee8cc1Swenshuai.xi : \
136*53ee8cc1Swenshuai.xi : "I" (HAL_CACHE_OP(HAL_WHICH_DCACHE, HAL_HIT_INVALIDATE)), \
137*53ee8cc1Swenshuai.xi "r"(_addr_)); \
138*53ee8cc1Swenshuai.xi } while (0)
139*53ee8cc1Swenshuai.xi #endif
140*53ee8cc1Swenshuai.xi #define wmb() HAL_REORDER_BARRIER()
141*53ee8cc1Swenshuai.xi #define rmb() HAL_REORDER_BARRIER()
142*53ee8cc1Swenshuai.xi #define barrier() HAL_REORDER_BARRIER()
143*53ee8cc1Swenshuai.xi
144*53ee8cc1Swenshuai.xi // Debug Function
145*53ee8cc1Swenshuai.xi #define KERN_DEBUG "KERN_DEBUG "
146*53ee8cc1Swenshuai.xi #define KERN_ERR "KERN_ERR "
147*53ee8cc1Swenshuai.xi #define KERN_INFO "KERN_INFO "
148*53ee8cc1Swenshuai.xi #define KERN_WARNING "KERN_WARNING "
149*53ee8cc1Swenshuai.xi
150*53ee8cc1Swenshuai.xi #define printk(x,...)
151*53ee8cc1Swenshuai.xi
152*53ee8cc1Swenshuai.xi #define USB_sprintf sprintf //UTL_sprintf
153*53ee8cc1Swenshuai.xi
154*53ee8cc1Swenshuai.xi #define CPUToLE32(_x_) (_x_)
155*53ee8cc1Swenshuai.xi #define LE16ToCPU(x) (x)
156*53ee8cc1Swenshuai.xi #define CPUToLE16(x) (x)
157*53ee8cc1Swenshuai.xi #define LE32ToCPU(x) (x)
158*53ee8cc1Swenshuai.xi // Delay routines
159*53ee8cc1Swenshuai.xi #define DelayTime(x) MsOS_DelayTask(x)
160*53ee8cc1Swenshuai.xi
161*53ee8cc1Swenshuai.xi //#define wait_ms(x) DelayTime(x)
162*53ee8cc1Swenshuai.xi #define mdelay(x) DelayTime(x)
163*53ee8cc1Swenshuai.xi // Linux Device Driver related ports
164*53ee8cc1Swenshuai.xi extern void wait_ms(int x);
165*53ee8cc1Swenshuai.xi
166*53ee8cc1Swenshuai.xi #define __init
167*53ee8cc1Swenshuai.xi #define __exit
168*53ee8cc1Swenshuai.xi
169*53ee8cc1Swenshuai.xi // Prefetch for List (ARM v4 doesn't supports this feature
prefetch(void * x)170*53ee8cc1Swenshuai.xi static __inline__ void prefetch(void *x) {;} // Do nothing
171*53ee8cc1Swenshuai.xi
172*53ee8cc1Swenshuai.xi /* ======================================== Function Declaration ======================================== */
173*53ee8cc1Swenshuai.xi extern void udelay(MS_U32 us);
174*53ee8cc1Swenshuai.xi extern void busyloop_delay(MS_U32 count);
175*53ee8cc1Swenshuai.xi
176*53ee8cc1Swenshuai.xi /* ======================================== Data structures ======================================== */
177*53ee8cc1Swenshuai.xi
178*53ee8cc1Swenshuai.xi // Used for ISR to stored the processor's context befor the processor entered interrupt code
179*53ee8cc1Swenshuai.xi struct pt_regs {
180*53ee8cc1Swenshuai.xi MS_U32 uregs[18];
181*53ee8cc1Swenshuai.xi };
182*53ee8cc1Swenshuai.xi #define ARM_cpsr uregs[16]
183*53ee8cc1Swenshuai.xi #define ARM_pc uregs[15]
184*53ee8cc1Swenshuai.xi #define ARM_lr uregs[14]
185*53ee8cc1Swenshuai.xi #define ARM_sp uregs[13]
186*53ee8cc1Swenshuai.xi #define ARM_ip uregs[12]
187*53ee8cc1Swenshuai.xi #define ARM_fp uregs[11]
188*53ee8cc1Swenshuai.xi #define ARM_r10 uregs[10]
189*53ee8cc1Swenshuai.xi #define ARM_r9 uregs[9]
190*53ee8cc1Swenshuai.xi #define ARM_r8 uregs[8]
191*53ee8cc1Swenshuai.xi #define ARM_r7 uregs[7]
192*53ee8cc1Swenshuai.xi #define ARM_r6 uregs[6]
193*53ee8cc1Swenshuai.xi #define ARM_r5 uregs[5]
194*53ee8cc1Swenshuai.xi #define ARM_r4 uregs[4]
195*53ee8cc1Swenshuai.xi #define ARM_r3 uregs[3]
196*53ee8cc1Swenshuai.xi #define ARM_r2 uregs[2]
197*53ee8cc1Swenshuai.xi #define ARM_r1 uregs[1]
198*53ee8cc1Swenshuai.xi #define ARM_r0 uregs[0]
199*53ee8cc1Swenshuai.xi #define ARM_ORIG_r0 uregs[17]
200*53ee8cc1Swenshuai.xi
201*53ee8cc1Swenshuai.xi struct pci_dev{
202*53ee8cc1Swenshuai.xi void *dev;
203*53ee8cc1Swenshuai.xi };
204*53ee8cc1Swenshuai.xi
205*53ee8cc1Swenshuai.xi #define CPE_FAKE_PCIDEV ((struct pci_dev *) 1111)
206*53ee8cc1Swenshuai.xi #define pcidev_is_CPE(dev) (dev == CPE_FAKE_PCIDEV)
207*53ee8cc1Swenshuai.xi
208*53ee8cc1Swenshuai.xi // Timer data structure for Root hub
209*53ee8cc1Swenshuai.xi
210*53ee8cc1Swenshuai.xi #define SLAB_KERNEL 0 //unmeaning
211*53ee8cc1Swenshuai.xi #define SLAB_ATOMIC 1 //unmeaning
212*53ee8cc1Swenshuai.xi #define GFP_KERNEL 2 //unmeaning
213*53ee8cc1Swenshuai.xi #define GFP_ATOMIC 3 //unmeaning
214*53ee8cc1Swenshuai.xi #define GFP_NOIO 4 //unmeaning
215*53ee8cc1Swenshuai.xi #define ASYNC_MAKE_QTD 5 //Asynchronous IO mode for making qtd list
216*53ee8cc1Swenshuai.xi #define ASYNC_SUBMIT_QTD 6 //Asynchronous IO mode for sumbitting qtd list
217*53ee8cc1Swenshuai.xi
218*53ee8cc1Swenshuai.xi #define min_t(type,x,y) \
219*53ee8cc1Swenshuai.xi ( (type)x < (type)y ? (type) x : (type) y)
220*53ee8cc1Swenshuai.xi #define max_t(type,x,y) \
221*53ee8cc1Swenshuai.xi ( (type)x > (type)y ? (type) x : (type) y)
222*53ee8cc1Swenshuai.xi
223*53ee8cc1Swenshuai.xi #ifdef min
224*53ee8cc1Swenshuai.xi #undef min
225*53ee8cc1Swenshuai.xi #define min(x,y) \
226*53ee8cc1Swenshuai.xi ( x < y ? x : y)
227*53ee8cc1Swenshuai.xi #endif
228*53ee8cc1Swenshuai.xi #ifdef max
229*53ee8cc1Swenshuai.xi #undef max
230*53ee8cc1Swenshuai.xi #define max(x,y) \
231*53ee8cc1Swenshuai.xi ( x > y ? x : y)
232*53ee8cc1Swenshuai.xi #endif
233*53ee8cc1Swenshuai.xi
234*53ee8cc1Swenshuai.xi #define BUG()
235*53ee8cc1Swenshuai.xi extern void init_sys(void);
236*53ee8cc1Swenshuai.xi extern void exit_sys(void);
237*53ee8cc1Swenshuai.xi #endif
238*53ee8cc1Swenshuai.xi
239*53ee8cc1Swenshuai.xi
240