1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 79*53ee8cc1Swenshuai.xi // 80*53ee8cc1Swenshuai.xi // Copyright (c) 2006-2007 MStar Semiconductor, Inc. 81*53ee8cc1Swenshuai.xi // All rights reserved. 82*53ee8cc1Swenshuai.xi // 83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained 84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of 85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence 86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient. 87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure, 88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling, 89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential 90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the 91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom. 92*53ee8cc1Swenshuai.xi // 93*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 94*53ee8cc1Swenshuai.xi 95*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////////////////////////// 96*53ee8cc1Swenshuai.xi // 97*53ee8cc1Swenshuai.xi // File name: regURDMA.h 98*53ee8cc1Swenshuai.xi // Description: FAST UART DMA Register Definition 99*53ee8cc1Swenshuai.xi // 100*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////////////////////////// 101*53ee8cc1Swenshuai.xi 102*53ee8cc1Swenshuai.xi #ifndef __FAST_UART_DMA_H__ 103*53ee8cc1Swenshuai.xi #define __FAST_UART_DMA_H__ 104*53ee8cc1Swenshuai.xi 105*53ee8cc1Swenshuai.xi //#if FAST_UART_DMA_ENABLE 106*53ee8cc1Swenshuai.xi 107*53ee8cc1Swenshuai.xi //#include "fast_uart_dma_param.h" //halURDMA.h 108*53ee8cc1Swenshuai.xi #include "halURDMA.h" 109*53ee8cc1Swenshuai.xi 110*53ee8cc1Swenshuai.xi 111*53ee8cc1Swenshuai.xi #define Struct_Register __attribute__((packed)) 112*53ee8cc1Swenshuai.xi 113*53ee8cc1Swenshuai.xi 114*53ee8cc1Swenshuai.xi /* Warning: Little Endian */ 115*53ee8cc1Swenshuai.xi typedef struct dma_interface 116*53ee8cc1Swenshuai.xi { 117*53ee8cc1Swenshuai.xi union 118*53ee8cc1Swenshuai.xi { 119*53ee8cc1Swenshuai.xi volatile MS_U16 reg00; /* 00h */ 120*53ee8cc1Swenshuai.xi struct 121*53ee8cc1Swenshuai.xi { 122*53ee8cc1Swenshuai.xi volatile MS_U16 sw_rst : 1; /* BIT0 */ 123*53ee8cc1Swenshuai.xi volatile MS_U16 urdma_mode : 1; /* BIT1 */ 124*53ee8cc1Swenshuai.xi volatile MS_U16 tx_urdma_en : 1; /* BIT2 */ 125*53ee8cc1Swenshuai.xi volatile MS_U16 rx_urdma_en : 1; /* BIT3 */ 126*53ee8cc1Swenshuai.xi volatile MS_U16 tx_endian : 1; /* BIT4 */ 127*53ee8cc1Swenshuai.xi volatile MS_U16 rx_endian : 1; /* BIT5 */ 128*53ee8cc1Swenshuai.xi volatile MS_U16 tx_sw_rst : 1; /* BIT6 */ 129*53ee8cc1Swenshuai.xi volatile MS_U16 rx_sw_rst : 1; /* BIT7 */ 130*53ee8cc1Swenshuai.xi volatile MS_U16 reserve00 : 3; /* BIT8 ~ BIT10 */ 131*53ee8cc1Swenshuai.xi volatile MS_U16 rx_op_mode : 1; /* BIT11 */ 132*53ee8cc1Swenshuai.xi volatile MS_U16 tx_busy : 1; /* BIT12 */ 133*53ee8cc1Swenshuai.xi volatile MS_U16 rx_busy : 1; /* BIT13 */ 134*53ee8cc1Swenshuai.xi volatile MS_U16 reserve01 : 2; /* BIT14 ~ BIT15 */ 135*53ee8cc1Swenshuai.xi } Struct_Register; 136*53ee8cc1Swenshuai.xi } Struct_Register; 137*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 138*53ee8cc1Swenshuai.xi MS_U16 space00; 139*53ee8cc1Swenshuai.xi #endif 140*53ee8cc1Swenshuai.xi union 141*53ee8cc1Swenshuai.xi { 142*53ee8cc1Swenshuai.xi volatile MS_U16 reg01; /* 02h */ 143*53ee8cc1Swenshuai.xi struct 144*53ee8cc1Swenshuai.xi { 145*53ee8cc1Swenshuai.xi volatile MS_U16 intr_threshold : 12; /* BIT0 ~ BIT11 */ 146*53ee8cc1Swenshuai.xi volatile MS_U16 reserve02 : 4; /* BIT12 ~ BIT15 */ 147*53ee8cc1Swenshuai.xi } Struct_Register; 148*53ee8cc1Swenshuai.xi } Struct_Register; 149*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 150*53ee8cc1Swenshuai.xi MS_U16 space01; 151*53ee8cc1Swenshuai.xi #endif 152*53ee8cc1Swenshuai.xi union 153*53ee8cc1Swenshuai.xi { 154*53ee8cc1Swenshuai.xi volatile MS_U16 reg02; /* 04h */ 155*53ee8cc1Swenshuai.xi struct 156*53ee8cc1Swenshuai.xi { 157*53ee8cc1Swenshuai.xi volatile MS_U16 tx_buf_base_h : 11; /* BIT0 ~ BIT7 */ 158*53ee8cc1Swenshuai.xi volatile MS_U16 reserve03 : 5; /* BIT8 ~ BIT15 */ 159*53ee8cc1Swenshuai.xi } Struct_Register; 160*53ee8cc1Swenshuai.xi } Struct_Register; 161*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 162*53ee8cc1Swenshuai.xi MS_U16 space02; 163*53ee8cc1Swenshuai.xi #endif 164*53ee8cc1Swenshuai.xi union 165*53ee8cc1Swenshuai.xi { 166*53ee8cc1Swenshuai.xi volatile MS_U16 reg03; /* 06h */ 167*53ee8cc1Swenshuai.xi struct 168*53ee8cc1Swenshuai.xi { 169*53ee8cc1Swenshuai.xi volatile MS_U16 tx_buf_base_l : 16; /* BIT0 ~ BIT15 */ 170*53ee8cc1Swenshuai.xi } Struct_Register; 171*53ee8cc1Swenshuai.xi } Struct_Register; 172*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 173*53ee8cc1Swenshuai.xi MS_U16 space03; 174*53ee8cc1Swenshuai.xi #endif 175*53ee8cc1Swenshuai.xi union 176*53ee8cc1Swenshuai.xi { 177*53ee8cc1Swenshuai.xi volatile MS_U16 reg04; /* 08h */ 178*53ee8cc1Swenshuai.xi struct 179*53ee8cc1Swenshuai.xi { 180*53ee8cc1Swenshuai.xi volatile MS_U16 tx_buf_size : 13; /* BIT0 ~ BIT12 */ 181*53ee8cc1Swenshuai.xi volatile MS_U16 reserve04 : 3; /* BIT13 ~ BIT15 */ 182*53ee8cc1Swenshuai.xi } Struct_Register; 183*53ee8cc1Swenshuai.xi } Struct_Register; 184*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 185*53ee8cc1Swenshuai.xi MS_U16 space04; 186*53ee8cc1Swenshuai.xi #endif 187*53ee8cc1Swenshuai.xi union 188*53ee8cc1Swenshuai.xi { 189*53ee8cc1Swenshuai.xi volatile MS_U16 reg05; /* 0Ah */ 190*53ee8cc1Swenshuai.xi struct 191*53ee8cc1Swenshuai.xi { 192*53ee8cc1Swenshuai.xi volatile MS_U16 tx_buf_rptr : 16; /* BIT0 ~ BIT15 */ 193*53ee8cc1Swenshuai.xi } Struct_Register; 194*53ee8cc1Swenshuai.xi } Struct_Register; 195*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 196*53ee8cc1Swenshuai.xi MS_U16 space05; 197*53ee8cc1Swenshuai.xi #endif 198*53ee8cc1Swenshuai.xi union 199*53ee8cc1Swenshuai.xi { 200*53ee8cc1Swenshuai.xi volatile MS_U16 reg06; /* 0Ch */ 201*53ee8cc1Swenshuai.xi struct 202*53ee8cc1Swenshuai.xi { 203*53ee8cc1Swenshuai.xi volatile MS_VIRT tx_buf_wptr : 16; /* BIT0 ~ BIT15 */ 204*53ee8cc1Swenshuai.xi } Struct_Register; 205*53ee8cc1Swenshuai.xi } Struct_Register; 206*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 207*53ee8cc1Swenshuai.xi MS_U16 space06; 208*53ee8cc1Swenshuai.xi #endif 209*53ee8cc1Swenshuai.xi union 210*53ee8cc1Swenshuai.xi { 211*53ee8cc1Swenshuai.xi volatile MS_U16 reg07; /* 0Eh */ 212*53ee8cc1Swenshuai.xi struct 213*53ee8cc1Swenshuai.xi { 214*53ee8cc1Swenshuai.xi volatile MS_U16 tx_timeout : 4; /* BIT0 ~ BIT3 */ 215*53ee8cc1Swenshuai.xi volatile MS_U16 reserve05 : 12; /* BIT4 ~ BIT15 */ 216*53ee8cc1Swenshuai.xi } Struct_Register; 217*53ee8cc1Swenshuai.xi } Struct_Register; 218*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 219*53ee8cc1Swenshuai.xi MS_U16 space07; 220*53ee8cc1Swenshuai.xi #endif 221*53ee8cc1Swenshuai.xi union 222*53ee8cc1Swenshuai.xi { 223*53ee8cc1Swenshuai.xi volatile MS_U16 reg08; /* 10h */ 224*53ee8cc1Swenshuai.xi struct 225*53ee8cc1Swenshuai.xi { 226*53ee8cc1Swenshuai.xi volatile MS_U16 rx_buf_base_h : 11; /* BIT0 ~ BIT7 */ 227*53ee8cc1Swenshuai.xi volatile MS_U16 reserve06 : 5; /* BIT8 ~ BIT15 */ 228*53ee8cc1Swenshuai.xi } Struct_Register; 229*53ee8cc1Swenshuai.xi } Struct_Register; 230*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 231*53ee8cc1Swenshuai.xi MS_U16 space08; 232*53ee8cc1Swenshuai.xi #endif 233*53ee8cc1Swenshuai.xi union 234*53ee8cc1Swenshuai.xi { 235*53ee8cc1Swenshuai.xi volatile MS_U16 reg09; /* 12h */ 236*53ee8cc1Swenshuai.xi struct 237*53ee8cc1Swenshuai.xi { 238*53ee8cc1Swenshuai.xi volatile MS_U16 rx_buf_base_l : 16; /* BIT0 ~ BIT15 */ 239*53ee8cc1Swenshuai.xi } Struct_Register; 240*53ee8cc1Swenshuai.xi } Struct_Register; 241*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 242*53ee8cc1Swenshuai.xi MS_U16 space09; 243*53ee8cc1Swenshuai.xi #endif 244*53ee8cc1Swenshuai.xi union 245*53ee8cc1Swenshuai.xi { 246*53ee8cc1Swenshuai.xi volatile MS_U16 reg0a; /* 14h */ 247*53ee8cc1Swenshuai.xi struct 248*53ee8cc1Swenshuai.xi { 249*53ee8cc1Swenshuai.xi volatile MS_U16 rx_buf_size : 13; /* BIT0 ~ BIT12 */ 250*53ee8cc1Swenshuai.xi volatile MS_U16 reserve07 : 3; /* BIT13 ~ BIT15 */ 251*53ee8cc1Swenshuai.xi } Struct_Register; 252*53ee8cc1Swenshuai.xi } Struct_Register; 253*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 254*53ee8cc1Swenshuai.xi MS_U16 space0a; 255*53ee8cc1Swenshuai.xi #endif 256*53ee8cc1Swenshuai.xi union 257*53ee8cc1Swenshuai.xi { 258*53ee8cc1Swenshuai.xi volatile MS_U16 reg0b; /* 16h */ 259*53ee8cc1Swenshuai.xi struct 260*53ee8cc1Swenshuai.xi { 261*53ee8cc1Swenshuai.xi volatile MS_U16 rx_buf_wptr : 16; /* BIT0 ~ BIT15 */ 262*53ee8cc1Swenshuai.xi } Struct_Register; 263*53ee8cc1Swenshuai.xi } Struct_Register; 264*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 265*53ee8cc1Swenshuai.xi MS_U16 space0b; 266*53ee8cc1Swenshuai.xi #endif 267*53ee8cc1Swenshuai.xi union 268*53ee8cc1Swenshuai.xi { 269*53ee8cc1Swenshuai.xi volatile MS_U16 reg0c; /* 18h */ 270*53ee8cc1Swenshuai.xi struct 271*53ee8cc1Swenshuai.xi { 272*53ee8cc1Swenshuai.xi volatile MS_U16 rx_timeout : 4; /* BIT0 ~ BIT3 */ 273*53ee8cc1Swenshuai.xi volatile MS_U16 reserve08 : 12; /* BIT4 ~ BIT15 */ 274*53ee8cc1Swenshuai.xi } Struct_Register; 275*53ee8cc1Swenshuai.xi } Struct_Register; 276*53ee8cc1Swenshuai.xi #if TWO_BYTE_SPACE 277*53ee8cc1Swenshuai.xi MS_U16 space0c; 278*53ee8cc1Swenshuai.xi #endif 279*53ee8cc1Swenshuai.xi union 280*53ee8cc1Swenshuai.xi { 281*53ee8cc1Swenshuai.xi volatile MS_U16 reg0d; /* 1Ah */ 282*53ee8cc1Swenshuai.xi struct 283*53ee8cc1Swenshuai.xi { 284*53ee8cc1Swenshuai.xi volatile MS_U16 rx_intr_clr : 1; /* BIT0 */ 285*53ee8cc1Swenshuai.xi volatile MS_U16 rx_intr1_en : 1; /* BIT1 */ 286*53ee8cc1Swenshuai.xi volatile MS_U16 rx_intr2_en : 1; /* BIT2 */ 287*53ee8cc1Swenshuai.xi volatile MS_U16 reserve09 : 1; /* BIT3 */ 288*53ee8cc1Swenshuai.xi volatile MS_U16 rx_intr1 : 1; /* BIT4 */ 289*53ee8cc1Swenshuai.xi volatile MS_U16 rx_intr2 : 1; /* BIT5 */ 290*53ee8cc1Swenshuai.xi volatile MS_U16 reserve0a : 1; /* BIT6 */ 291*53ee8cc1Swenshuai.xi volatile MS_U16 rx_mcu_intr : 1; /* BIT7 */ 292*53ee8cc1Swenshuai.xi volatile MS_U16 tx_intr_clr : 1; /* BIT8 */ 293*53ee8cc1Swenshuai.xi volatile MS_U16 tx_intr_en : 1; /* BIT9 */ 294*53ee8cc1Swenshuai.xi volatile MS_U16 reserve0b : 5; /* BIT10 ~ BIT14 */ 295*53ee8cc1Swenshuai.xi volatile MS_U16 tx_mcu_intr : 1; /* BIT15 */ 296*53ee8cc1Swenshuai.xi } Struct_Register; 297*53ee8cc1Swenshuai.xi } Struct_Register; 298*53ee8cc1Swenshuai.xi } Struct_Register dma_interface_t; 299*53ee8cc1Swenshuai.xi 300*53ee8cc1Swenshuai.xi //#endif /* #if FAST_UART_DMA_ENABLE */ 301*53ee8cc1Swenshuai.xi 302*53ee8cc1Swenshuai.xi #endif /* __FAST_UART_DMA_H__ */ 303