xref: /utopia/UTPA2-700.0.x/modules/msos/hal/k6lite/mmio/halMMIO.c (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// file    halMMIO.c
98*53ee8cc1Swenshuai.xi /// @brief  memory map io (MMIO) HAL
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
103*53ee8cc1Swenshuai.xi //  Include Files
104*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
105*53ee8cc1Swenshuai.xi 
106*53ee8cc1Swenshuai.xi #include "MsCommon.h"
107*53ee8cc1Swenshuai.xi #include "halMMIO.h"
108*53ee8cc1Swenshuai.xi #include "drvMMIO.h"
109*53ee8cc1Swenshuai.xi 
110*53ee8cc1Swenshuai.xi // for getting mapped IO base from DRV
111*53ee8cc1Swenshuai.xi extern MS_VIRT   _virtPM_Bank         ;
112*53ee8cc1Swenshuai.xi extern MS_U32   _u32PM_Bank_SIZE    ;
113*53ee8cc1Swenshuai.xi extern MS_VIRT   _virtNonPM_Bank      ;
114*53ee8cc1Swenshuai.xi extern MS_U32   _u32NonPM_Bank_SIZE ;
115*53ee8cc1Swenshuai.xi 
116*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
117*53ee8cc1Swenshuai.xi //  Driver Compiler Options
118*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
119*53ee8cc1Swenshuai.xi 
120*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
121*53ee8cc1Swenshuai.xi //  Global Variables
122*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
123*53ee8cc1Swenshuai.xi MS_VIRT virt_ge0_mmio_base;
124*53ee8cc1Swenshuai.xi 
125*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
126*53ee8cc1Swenshuai.xi //  Local Defines
127*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
128*53ee8cc1Swenshuai.xi #ifdef MSOS_TYPE_LINUX
129*53ee8cc1Swenshuai.xi 
130*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_BASE                0x1f000000
131*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_SIZE                0x00400000
132*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_BASE             0x1f200000
133*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_SIZE             0x00200000
134*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_BASE0            0x14000000
135*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_SIZE0            0x01000000
136*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_BASE               0x10000000
137*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_SIZE               0x00024000
138*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_RAW_BASE           0x1f320000
139*53ee8cc1Swenshuai.xi #elif defined(MSOS_TYPE_LINUX_KERNEL)
140*53ee8cc1Swenshuai.xi 
141*53ee8cc1Swenshuai.xi     #if defined(CONFIG_UTOPIA_FRAMEWORK_KERNEL_DRIVER_64BIT)
142*53ee8cc1Swenshuai.xi         extern ptrdiff_t mstar_pm_base;
143*53ee8cc1Swenshuai.xi         #define RIU_BASE    mstar_pm_base
144*53ee8cc1Swenshuai.xi     #else
145*53ee8cc1Swenshuai.xi         #define RIU_BASE     0xfd000000UL
146*53ee8cc1Swenshuai.xi     #endif
147*53ee8cc1Swenshuai.xi     #define HAL_MMIO_PM_BASE            RIU_BASE
148*53ee8cc1Swenshuai.xi     #define HAL_MMIO_PM_SIZE            0x00400000UL
149*53ee8cc1Swenshuai.xi     #define HAL_MMIO_NONPM_BASE         RIU_BASE+0x200000UL
150*53ee8cc1Swenshuai.xi     #define HAL_MMIO_NONPM_SIZE         0x00200000UL
151*53ee8cc1Swenshuai.xi     #define HAL_MMIO_FLASH_BASE0        0x14000000UL
152*53ee8cc1Swenshuai.xi     #define HAL_MMIO_FLASH_SIZE0        0x0100000UL
153*53ee8cc1Swenshuai.xi     #define HAL_MMIO_OTP_BASE           0x10000000
154*53ee8cc1Swenshuai.xi     #define HAL_MMIO_OTP_SIZE           0x00024000
155*53ee8cc1Swenshuai.xi     #define HAL_MMIO_OTP_RAW_BASE       RIU_BASE+0x320000UL
156*53ee8cc1Swenshuai.xi #else
157*53ee8cc1Swenshuai.xi 
158*53ee8cc1Swenshuai.xi #if defined(MCU_AEON)
159*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_BASE                0xFA000000
160*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_SIZE                0x00007B80
161*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_BASE             0xFA200000
162*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_SIZE             0x00025600
163*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_BASE0            0xF9000000 // non-cache // 0xA1000000 for cache
164*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_SIZE0            0x01000000
165*53ee8cc1Swenshuai.xi 
166*53ee8cc1Swenshuai.xi #elif defined(__mips__)
167*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_BASE                0xbf000000
168*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_SIZE                0x00007B80
169*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_BASE             0xbf200000
170*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_SIZE             0x00025600
171*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_BASE0            0xB4000000 // 0x94000000 for cache
172*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_SIZE0            0x01000000
173*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_BASE               0xB0000000
174*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_SIZE               0x00002000
175*53ee8cc1Swenshuai.xi 
176*53ee8cc1Swenshuai.xi #elif defined(__arm__) || defined(__aarch64__)
177*53ee8cc1Swenshuai.xi #if defined (CONFIG_MBOOT) || defined (MSOS_TYPE_NUTTX)  || defined (MSOS_TYPE_OPTEE)
178*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_BASE                0x1f000000
179*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_SIZE                0x00400000
180*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_BASE             0x1f200000
181*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_SIZE             0x00200000
182*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_BASE0            0x14000000
183*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_SIZE0            0x01000000
184*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_BASE               0xfd800000
185*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_SIZE               0x00004000
186*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_RAW_BASE            0x1f190000
187*53ee8cc1Swenshuai.xi 
188*53ee8cc1Swenshuai.xi #else
189*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_BASE                0xfd000000
190*53ee8cc1Swenshuai.xi #define HAL_MMIO_PM_SIZE                0x00400000
191*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_BASE             0xfd200000
192*53ee8cc1Swenshuai.xi #define HAL_MMIO_NONPM_SIZE             0x00200000
193*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_BASE0            0xfe000000
194*53ee8cc1Swenshuai.xi #define HAL_MMIO_FLASH_SIZE0            0x01000000
195*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_BASE               0xfd800000
196*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_SIZE               0x00024000
197*53ee8cc1Swenshuai.xi #define HAL_MMIO_OTP_RAW_BASE        0xfd320000
198*53ee8cc1Swenshuai.xi 
199*53ee8cc1Swenshuai.xi #endif
200*53ee8cc1Swenshuai.xi 
201*53ee8cc1Swenshuai.xi #else
202*53ee8cc1Swenshuai.xi #error  "Invalid MCU Type";
203*53ee8cc1Swenshuai.xi #endif
204*53ee8cc1Swenshuai.xi 
205*53ee8cc1Swenshuai.xi #endif  //MSOS_TYPE_LINUX
206*53ee8cc1Swenshuai.xi 
207*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
208*53ee8cc1Swenshuai.xi //  Local Structurs
209*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
210*53ee8cc1Swenshuai.xi 
211*53ee8cc1Swenshuai.xi 
212*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
213*53ee8cc1Swenshuai.xi //  Global Variables
214*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
215*53ee8cc1Swenshuai.xi 
216*53ee8cc1Swenshuai.xi 
217*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
218*53ee8cc1Swenshuai.xi //  Local Variables
219*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
220*53ee8cc1Swenshuai.xi 
221*53ee8cc1Swenshuai.xi 
222*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
223*53ee8cc1Swenshuai.xi //  Debug Functions
224*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
225*53ee8cc1Swenshuai.xi 
226*53ee8cc1Swenshuai.xi 
227*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
228*53ee8cc1Swenshuai.xi //  Local Functions
229*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
230*53ee8cc1Swenshuai.xi 
231*53ee8cc1Swenshuai.xi 
232*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
233*53ee8cc1Swenshuai.xi //  Global Functions
234*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
HAL_MMIO_GetType(MS_U32 u32Module)235*53ee8cc1Swenshuai.xi MS_U16  HAL_MMIO_GetType(MS_U32 u32Module)
236*53ee8cc1Swenshuai.xi {
237*53ee8cc1Swenshuai.xi     switch (u32Module)
238*53ee8cc1Swenshuai.xi     {
239*53ee8cc1Swenshuai.xi     //HAL_MMIO_PM_BANK
240*53ee8cc1Swenshuai.xi     case MS_MODULE_PM       :
241*53ee8cc1Swenshuai.xi     case MS_MODULE_IR       :
242*53ee8cc1Swenshuai.xi     case MS_MODULE_ISP      :
243*53ee8cc1Swenshuai.xi     case MS_MODULE_PWS      :
244*53ee8cc1Swenshuai.xi     case MS_MODULE_IR_TX    :
245*53ee8cc1Swenshuai.xi         return DRV_MMIO_PM_BANK;
246*53ee8cc1Swenshuai.xi 
247*53ee8cc1Swenshuai.xi     //HAL_MMIO_NONPM_BANK
248*53ee8cc1Swenshuai.xi     case MS_MODULE_HW       :
249*53ee8cc1Swenshuai.xi     case MS_MODULE_CHIPTOP  :
250*53ee8cc1Swenshuai.xi     case MS_MODULE_MIU      :
251*53ee8cc1Swenshuai.xi     case MS_MODULE_ACE      :
252*53ee8cc1Swenshuai.xi     case MS_MODULE_AUDIO    :
253*53ee8cc1Swenshuai.xi     case MS_MODULE_AVD      :
254*53ee8cc1Swenshuai.xi     case MS_MODULE_BDMA     :
255*53ee8cc1Swenshuai.xi     case MS_MODULE_DLC      :
256*53ee8cc1Swenshuai.xi     case MS_MODULE_DMD      :
257*53ee8cc1Swenshuai.xi     case MS_MODULE_GE       :
258*53ee8cc1Swenshuai.xi     case MS_MODULE_GOP      :
259*53ee8cc1Swenshuai.xi     case MS_MODULE_GPIO     :
260*53ee8cc1Swenshuai.xi     case MS_MODULE_HVD      :
261*53ee8cc1Swenshuai.xi     case MS_MODULE_HWI2C    :
262*53ee8cc1Swenshuai.xi     case MS_MODULE_IRQ      :
263*53ee8cc1Swenshuai.xi     case MS_MODULE_JPD      :
264*53ee8cc1Swenshuai.xi     case MS_MODULE_MBX      :
265*53ee8cc1Swenshuai.xi     case MS_MODULE_MFE      :
266*53ee8cc1Swenshuai.xi     case MS_MODULE_MHEG5    :
267*53ee8cc1Swenshuai.xi     case MS_MODULE_MVD      :
268*53ee8cc1Swenshuai.xi     case MS_MODULE_MVOP     :
269*53ee8cc1Swenshuai.xi     case MS_MODULE_RVD      :
270*53ee8cc1Swenshuai.xi     case MS_MODULE_TSP      :
271*53ee8cc1Swenshuai.xi     case MS_MODULE_UART     :
272*53ee8cc1Swenshuai.xi     case MS_MODULE_VPU      :
273*53ee8cc1Swenshuai.xi     case MS_MODULE_XC       :
274*53ee8cc1Swenshuai.xi     case MS_MODULE_PCMCIA   :
275*53ee8cc1Swenshuai.xi     case MS_MODULE_PFSH     :
276*53ee8cc1Swenshuai.xi     case MS_MODULE_PNL      :
277*53ee8cc1Swenshuai.xi     case MS_MODULE_PWM      :
278*53ee8cc1Swenshuai.xi     case MS_MODULE_SEM      :
279*53ee8cc1Swenshuai.xi     case MS_MODULE_VBI      :
280*53ee8cc1Swenshuai.xi     case MS_MODULE_VIF      :
281*53ee8cc1Swenshuai.xi     case MS_MODULE_DIP      :
282*53ee8cc1Swenshuai.xi     case MS_MODULE_MPIF     :
283*53ee8cc1Swenshuai.xi     case MS_MODULE_MMFILEIN :
284*53ee8cc1Swenshuai.xi     case MS_MODULE_GPD      :
285*53ee8cc1Swenshuai.xi     case MS_MODULE_TSO      :
286*53ee8cc1Swenshuai.xi     case MS_MODULE_CMDQ     :
287*53ee8cc1Swenshuai.xi         return DRV_MMIO_NONPM_BANK;
288*53ee8cc1Swenshuai.xi 
289*53ee8cc1Swenshuai.xi     case MS_MODULE_SC       :
290*53ee8cc1Swenshuai.xi         return DRV_MMIO_SC_BANK;
291*53ee8cc1Swenshuai.xi     case MS_MODULE_SC1       :
292*53ee8cc1Swenshuai.xi         return DRV_MMIO_SC1_BANK;
293*53ee8cc1Swenshuai.xi 
294*53ee8cc1Swenshuai.xi      //HAL_MMIO_FLASH_BANK0
295*53ee8cc1Swenshuai.xi     case MS_MODULE_FLASH    :
296*53ee8cc1Swenshuai.xi         return DRV_MMIO_FLASH_BANK0;
297*53ee8cc1Swenshuai.xi 
298*53ee8cc1Swenshuai.xi     case MS_MODULE_OTP2      :
299*53ee8cc1Swenshuai.xi         return DRV_MMIO_OTP_BANK2;
300*53ee8cc1Swenshuai.xi 
301*53ee8cc1Swenshuai.xi     default:
302*53ee8cc1Swenshuai.xi         return 0xFFFF; //undefine type
303*53ee8cc1Swenshuai.xi     }
304*53ee8cc1Swenshuai.xi 
305*53ee8cc1Swenshuai.xi     return 0xFFFF; //undefine type
306*53ee8cc1Swenshuai.xi }
307*53ee8cc1Swenshuai.xi 
308*53ee8cc1Swenshuai.xi 
HAL_MMIO_GetBase(MS_PHY * virtBaseAddr,MS_PHY * pu32BaseSize,MS_U32 u32BankType)309*53ee8cc1Swenshuai.xi MS_BOOL HAL_MMIO_GetBase(MS_PHY* virtBaseAddr, MS_PHY* pu32BaseSize, MS_U32 u32BankType)
310*53ee8cc1Swenshuai.xi {
311*53ee8cc1Swenshuai.xi     MS_BOOL bRet = TRUE;
312*53ee8cc1Swenshuai.xi 
313*53ee8cc1Swenshuai.xi     *virtBaseAddr = 0;
314*53ee8cc1Swenshuai.xi     *pu32BaseSize = 0;
315*53ee8cc1Swenshuai.xi     switch (u32BankType)
316*53ee8cc1Swenshuai.xi     {
317*53ee8cc1Swenshuai.xi         case DRV_MMIO_FRC_BANK:
318*53ee8cc1Swenshuai.xi             break;
319*53ee8cc1Swenshuai.xi         case DRV_MMIO_PM_BANK:
320*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_PM_BASE;
321*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_PM_SIZE;
322*53ee8cc1Swenshuai.xi             break;
323*53ee8cc1Swenshuai.xi 
324*53ee8cc1Swenshuai.xi         case DRV_MMIO_NONPM_BANK:
325*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_NONPM_BASE;
326*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_NONPM_SIZE;
327*53ee8cc1Swenshuai.xi             break;
328*53ee8cc1Swenshuai.xi 
329*53ee8cc1Swenshuai.xi         case DRV_MMIO_FLASH_BANK0:
330*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_FLASH_BASE0;
331*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_FLASH_SIZE0;
332*53ee8cc1Swenshuai.xi             break;
333*53ee8cc1Swenshuai.xi 
334*53ee8cc1Swenshuai.xi         case DRV_MMIO_OTP_BANK:
335*53ee8cc1Swenshuai.xi #if defined (MCU_AEON)
336*53ee8cc1Swenshuai.xi             bRet = FALSE;
337*53ee8cc1Swenshuai.xi #else
338*53ee8cc1Swenshuai.xi             *virtBaseAddr = (MS_PHY)HAL_MMIO_OTP_BASE;
339*53ee8cc1Swenshuai.xi             *pu32BaseSize = (MS_PHY)HAL_MMIO_OTP_SIZE;
340*53ee8cc1Swenshuai.xi #endif
341*53ee8cc1Swenshuai.xi             break;
342*53ee8cc1Swenshuai.xi         case DRV_MMIO_OTP_BANK2:
343*53ee8cc1Swenshuai.xi #if defined (MCU_AEON)
344*53ee8cc1Swenshuai.xi             bRet = FALSE;
345*53ee8cc1Swenshuai.xi #else
346*53ee8cc1Swenshuai.xi             *virtBaseAddr = (MS_PHY)HAL_MMIO_OTP_RAW_BASE;
347*53ee8cc1Swenshuai.xi             *pu32BaseSize = (MS_PHY)HAL_MMIO_OTP_SIZE;
348*53ee8cc1Swenshuai.xi #endif
349*53ee8cc1Swenshuai.xi             break;
350*53ee8cc1Swenshuai.xi 
351*53ee8cc1Swenshuai.xi         default:
352*53ee8cc1Swenshuai.xi //          MS_ASSERT(0);
353*53ee8cc1Swenshuai.xi             bRet = FALSE;
354*53ee8cc1Swenshuai.xi             break;
355*53ee8cc1Swenshuai.xi     }
356*53ee8cc1Swenshuai.xi 
357*53ee8cc1Swenshuai.xi     return bRet;
358*53ee8cc1Swenshuai.xi }
359*53ee8cc1Swenshuai.xi 
360*53ee8cc1Swenshuai.xi 
361*53ee8cc1Swenshuai.xi // @NOTE: Only run after MMIO_Init
HAL_MMIO_GetIPBase(MS_VIRT * virtBaseAddr,MS_U16 u16BankType)362*53ee8cc1Swenshuai.xi MS_BOOL HAL_MMIO_GetIPBase(MS_VIRT *virtBaseAddr, MS_U16 u16BankType)
363*53ee8cc1Swenshuai.xi {
364*53ee8cc1Swenshuai.xi     *virtBaseAddr = 0;
365*53ee8cc1Swenshuai.xi 
366*53ee8cc1Swenshuai.xi     // if MMIO_Init is not yet initialized.
367*53ee8cc1Swenshuai.xi     if ( (_u32PM_Bank_SIZE == 0x0) || (_u32NonPM_Bank_SIZE == 0x0) )
368*53ee8cc1Swenshuai.xi     {
369*53ee8cc1Swenshuai.xi         return FALSE;
370*53ee8cc1Swenshuai.xi     }
371*53ee8cc1Swenshuai.xi 
372*53ee8cc1Swenshuai.xi     switch (u16BankType)
373*53ee8cc1Swenshuai.xi     {
374*53ee8cc1Swenshuai.xi     case DRV_MMIO_SC_BANK:
375*53ee8cc1Swenshuai.xi         *virtBaseAddr =_virtNonPM_Bank  + 0x00005200;
376*53ee8cc1Swenshuai.xi         break;
377*53ee8cc1Swenshuai.xi     case DRV_MMIO_SC1_BANK:
378*53ee8cc1Swenshuai.xi         *virtBaseAddr =_virtNonPM_Bank  + 0x00005400;
379*53ee8cc1Swenshuai.xi         break;
380*53ee8cc1Swenshuai.xi     default:
381*53ee8cc1Swenshuai.xi         return FALSE;
382*53ee8cc1Swenshuai.xi     }
383*53ee8cc1Swenshuai.xi 
384*53ee8cc1Swenshuai.xi     return TRUE;
385*53ee8cc1Swenshuai.xi }
386*53ee8cc1Swenshuai.xi 
387*53ee8cc1Swenshuai.xi #if defined(__aarch64__) || defined(__arm__)
388*53ee8cc1Swenshuai.xi #if !defined (MSOS_TYPE_LINUX) && !defined (MSOS_TYPE_LINUX_KERNEL)
_chip_flush_miu_pipe(void)389*53ee8cc1Swenshuai.xi static void _chip_flush_miu_pipe(void)
390*53ee8cc1Swenshuai.xi {
391*53ee8cc1Swenshuai.xi     unsigned int    dwReadData = 0;
392*53ee8cc1Swenshuai.xi 
393*53ee8cc1Swenshuai.xi 
394*53ee8cc1Swenshuai.xi      //toggle the flush miu pipe fire bit
395*53ee8cc1Swenshuai.xi     *(volatile unsigned int *)(HAL_MMIO_PM_BASE + (0x10188A << 1)) &= ~(0x0001);
396*53ee8cc1Swenshuai.xi     *(volatile unsigned int *)(HAL_MMIO_PM_BASE + (0x10188A << 1)) |= 0x0001;
397*53ee8cc1Swenshuai.xi 
398*53ee8cc1Swenshuai.xi     do
399*53ee8cc1Swenshuai.xi     {
400*53ee8cc1Swenshuai.xi         dwReadData = *(volatile unsigned int *)(HAL_MMIO_PM_BASE+ (0x1018A0 << 1));
401*53ee8cc1Swenshuai.xi         dwReadData &= BIT(12);  //Check Status of Flush Pipe Finish
402*53ee8cc1Swenshuai.xi 
403*53ee8cc1Swenshuai.xi     } while(dwReadData == 0);
404*53ee8cc1Swenshuai.xi }
405*53ee8cc1Swenshuai.xi #endif
406*53ee8cc1Swenshuai.xi #endif
407*53ee8cc1Swenshuai.xi 
HAL_MMIO_FlushMemory(void)408*53ee8cc1Swenshuai.xi void HAL_MMIO_FlushMemory(void)
409*53ee8cc1Swenshuai.xi {
410*53ee8cc1Swenshuai.xi #if defined(__aarch64__) || defined(__arm__)
411*53ee8cc1Swenshuai.xi 
412*53ee8cc1Swenshuai.xi #if !defined (MSOS_TYPE_LINUX) && !defined (MSOS_TYPE_LINUX_KERNEL)
413*53ee8cc1Swenshuai.xi     _chip_flush_miu_pipe();
414*53ee8cc1Swenshuai.xi #endif
415*53ee8cc1Swenshuai.xi #endif
416*53ee8cc1Swenshuai.xi }
417*53ee8cc1Swenshuai.xi 
HAL_MMIO_ReadMemory(void)418*53ee8cc1Swenshuai.xi void HAL_MMIO_ReadMemory(void)
419*53ee8cc1Swenshuai.xi {
420*53ee8cc1Swenshuai.xi #if defined(__aarch64__) || defined(__arm__)
421*53ee8cc1Swenshuai.xi #if !defined (MSOS_TYPE_LINUX) && !defined (MSOS_TYPE_LINUX_KERNEL)
422*53ee8cc1Swenshuai.xi     _chip_flush_miu_pipe();
423*53ee8cc1Swenshuai.xi #endif
424*53ee8cc1Swenshuai.xi #endif
425*53ee8cc1Swenshuai.xi }
426