xref: /utopia/UTPA2-700.0.x/modules/ldm/hal/maxim/ldma/regLDMA.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi 
2*53ee8cc1Swenshuai.xi //<MStar Software>
3*53ee8cc1Swenshuai.xi //******************************************************************************
4*53ee8cc1Swenshuai.xi // MStar Software
5*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
6*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
7*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
8*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
9*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
10*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
11*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
12*53ee8cc1Swenshuai.xi //
13*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
14*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
15*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
16*53ee8cc1Swenshuai.xi //
17*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
18*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
19*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
20*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
21*53ee8cc1Swenshuai.xi //
22*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
23*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
24*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
25*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
26*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
27*53ee8cc1Swenshuai.xi //    such third party`s software.
28*53ee8cc1Swenshuai.xi //
29*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
30*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
31*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
32*53ee8cc1Swenshuai.xi //    third party.
33*53ee8cc1Swenshuai.xi //
34*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
35*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
36*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
37*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
38*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
39*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
40*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
41*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
42*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
43*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
44*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
45*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
46*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
47*53ee8cc1Swenshuai.xi //    parties in writing.
48*53ee8cc1Swenshuai.xi //
49*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
50*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
51*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
52*53ee8cc1Swenshuai.xi //    ("Services").
53*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
54*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
55*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
56*53ee8cc1Swenshuai.xi //
57*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
58*53ee8cc1Swenshuai.xi //    or otherwise:
59*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
60*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
61*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
62*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
63*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
64*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
65*53ee8cc1Swenshuai.xi //
66*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
67*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
68*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
69*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
70*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
71*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
72*53ee8cc1Swenshuai.xi //    with the said Rules.
73*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
74*53ee8cc1Swenshuai.xi //    be English.
75*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
76*53ee8cc1Swenshuai.xi //
77*53ee8cc1Swenshuai.xi //******************************************************************************
78*53ee8cc1Swenshuai.xi //<MStar Software>
79*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
80*53ee8cc1Swenshuai.xi //
81*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
82*53ee8cc1Swenshuai.xi // All rights reserved.
83*53ee8cc1Swenshuai.xi //
84*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
85*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
86*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
87*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
88*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
89*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
90*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
91*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
92*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
93*53ee8cc1Swenshuai.xi //
94*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
95*53ee8cc1Swenshuai.xi 
96*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
97*53ee8cc1Swenshuai.xi ///
98*53ee8cc1Swenshuai.xi /// file    regLDMA.h
99*53ee8cc1Swenshuai.xi /// @brief  Master local dimming Dma Register Definition
100*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
101*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
102*53ee8cc1Swenshuai.xi 
103*53ee8cc1Swenshuai.xi #ifndef _REG_LDMA_H_
104*53ee8cc1Swenshuai.xi #define _REG_LDMA_H_
105*53ee8cc1Swenshuai.xi 
106*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
107*53ee8cc1Swenshuai.xi // Include File
108*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
109*53ee8cc1Swenshuai.xi 
110*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
111*53ee8cc1Swenshuai.xi //  Hardware Capability
112*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
113*53ee8cc1Swenshuai.xi 
114*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
115*53ee8cc1Swenshuai.xi //  Macro and Define
116*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
117*53ee8cc1Swenshuai.xi 
118*53ee8cc1Swenshuai.xi #define LDMA_MAX_SPI_CMD_NUM (10)
119*53ee8cc1Swenshuai.xi 
120*53ee8cc1Swenshuai.xi // BASEADDR & BK
121*53ee8cc1Swenshuai.xi #define BASEADDR_RIU                   0xBF000000
122*53ee8cc1Swenshuai.xi 
123*53ee8cc1Swenshuai.xi #define REG_LDMA0_BASE  (0x2D00*2) //102D
124*53ee8cc1Swenshuai.xi #define REG_LDMA1_BASE  (0x2D00*2+0x40*2)
125*53ee8cc1Swenshuai.xi 
126*53ee8cc1Swenshuai.xi //102D dma bank register
127*53ee8cc1Swenshuai.xi #define REG_MENULOAD_CTRL_MODE (0x00)
128*53ee8cc1Swenshuai.xi #define REG_MENULOAD_CTRL_MODE_MSK (BIT0|BIT1)
129*53ee8cc1Swenshuai.xi 
130*53ee8cc1Swenshuai.xi #define REG_SPI_8BIT_MD (0x00)
131*53ee8cc1Swenshuai.xi #define REG_SPI_8BIT_MD_MSK (BIT2)
132*53ee8cc1Swenshuai.xi 
133*53ee8cc1Swenshuai.xi #define REG_RGB_MODE (0x00)
134*53ee8cc1Swenshuai.xi #define REG_RGB_MODE_MSK (BIT3)
135*53ee8cc1Swenshuai.xi 
136*53ee8cc1Swenshuai.xi #define REG_HYBRID_MODE (0x00)
137*53ee8cc1Swenshuai.xi #define REG_HYBRID_MODE_MSK (BIT4)
138*53ee8cc1Swenshuai.xi 
139*53ee8cc1Swenshuai.xi #define REG_SPI_10BIT_MD (0x00)
140*53ee8cc1Swenshuai.xi #define REG_SPI_10BIT_MD_MSK (BIT5)
141*53ee8cc1Swenshuai.xi 
142*53ee8cc1Swenshuai.xi #define REG_SPI_16BIT_MD (0x00)
143*53ee8cc1Swenshuai.xi #define REG_SPI_16BIT_MD_MSK (BIT6)
144*53ee8cc1Swenshuai.xi 
145*53ee8cc1Swenshuai.xi #define REG_USE_HW_LOOP_MD (0x00)
146*53ee8cc1Swenshuai.xi #define REG_USE_HW_LOOP_MD_MSK (BIT7)
147*53ee8cc1Swenshuai.xi 
148*53ee8cc1Swenshuai.xi #define REG_MENULOAD_BUSY (0x00)
149*53ee8cc1Swenshuai.xi #define REG_MENULOAD_BUSY_MSK (BIT8)
150*53ee8cc1Swenshuai.xi 
151*53ee8cc1Swenshuai.xi #define REG_MENULOAD_DONE (0x00)
152*53ee8cc1Swenshuai.xi #define REG_MENULOAD_DONE_MSK (BIT9)
153*53ee8cc1Swenshuai.xi 
154*53ee8cc1Swenshuai.xi #define REG_MENULOAD_NUMBER (0x01)
155*53ee8cc1Swenshuai.xi #define REG_MENULOAD_NUMBER_MSK (0xFFF)
156*53ee8cc1Swenshuai.xi 
157*53ee8cc1Swenshuai.xi #define REG_MENULOAD_ABORTED_ONCE (0x02)
158*53ee8cc1Swenshuai.xi #define REG_MENULOAD_ABORTED_ONCE_MSK (BIT0)
159*53ee8cc1Swenshuai.xi 
160*53ee8cc1Swenshuai.xi #define REG_DMA2LD_BUSY (0x02)
161*53ee8cc1Swenshuai.xi #define REG_DMA2LD_BUSY_MSK (BIT1)
162*53ee8cc1Swenshuai.xi 
163*53ee8cc1Swenshuai.xi #define REG_SYNC_TRIG0_SEL (0x03)
164*53ee8cc1Swenshuai.xi #define REG_SYNC_TRIG0_SEL_MSK (BIT0)
165*53ee8cc1Swenshuai.xi #define REG_SYNC_TRIG1_SEL (0x03)
166*53ee8cc1Swenshuai.xi #define REG_SYNC_TRIG1_SEL_MSK (BIT1)
167*53ee8cc1Swenshuai.xi #define REG_SYNC_TRIG2_SEL (0x03)
168*53ee8cc1Swenshuai.xi #define REG_SYNC_TRIG2_SEL_MSK (BIT2)
169*53ee8cc1Swenshuai.xi 
170*53ee8cc1Swenshuai.xi #define REG_MENULOAD_REALTIME_TRIG (0x04)
171*53ee8cc1Swenshuai.xi #define REG_MENULOAD_ABORT (0x05)
172*53ee8cc1Swenshuai.xi #define REG_MENULOAD_ENABLE (0x06)
173*53ee8cc1Swenshuai.xi #define REG_DEST_BASE_ADDR (0x8)
174*53ee8cc1Swenshuai.xi #define REG_SRC_BASE_ADDR (0x9)
175*53ee8cc1Swenshuai.xi 
176*53ee8cc1Swenshuai.xi #define REG_START_CODE (0x0b)
177*53ee8cc1Swenshuai.xi #define REG_COMMAND (0x0c)
178*53ee8cc1Swenshuai.xi #define REG_CHKSUM_MD (0x0d)
179*53ee8cc1Swenshuai.xi #define REG_CHKSUM_MD_MSK (BIT0|BIT1|BIT2)
180*53ee8cc1Swenshuai.xi 
181*53ee8cc1Swenshuai.xi #define REG_CMD_LENGTH (0x20)
182*53ee8cc1Swenshuai.xi #define REG_COMMAND1 (0x21)
183*53ee8cc1Swenshuai.xi #define REG_COMMAND2 (0x22)
184*53ee8cc1Swenshuai.xi #define REG_COMMAND3 (0x23)
185*53ee8cc1Swenshuai.xi #define REG_COMMAND4 (0x24)
186*53ee8cc1Swenshuai.xi #define REG_COMMAND5 (0x25)
187*53ee8cc1Swenshuai.xi #define REG_COMMAND6 (0x26)
188*53ee8cc1Swenshuai.xi #define REG_COMMAND7 (0x27)
189*53ee8cc1Swenshuai.xi #define REG_COMMAND8 (0x28)
190*53ee8cc1Swenshuai.xi 
191*53ee8cc1Swenshuai.xi #define REG_TRIG_DELAY0_CNT0 (0x2a)
192*53ee8cc1Swenshuai.xi #define REG_TRIG_DELAY0_CNT1 (0x2b)
193*53ee8cc1Swenshuai.xi #define REG_TRIG_DELAY1_CNT0 (0x2c)
194*53ee8cc1Swenshuai.xi #define REG_TRIG_DELAY1_CNT1 (0x2d)
195*53ee8cc1Swenshuai.xi #define REG_TRIG_DELAY_CTRL (0x2e)
196*53ee8cc1Swenshuai.xi 
197*53ee8cc1Swenshuai.xi #endif
198