//<MStar Software>
//******************************************************************************
// MStar Software
// Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
// All software, firmware and related documentation herein ("MStar Software") are
// intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
// law, including, but not limited to, copyright law and international treaties.
// Any use, modification, reproduction, retransmission, or republication of all
// or part of MStar Software is expressly prohibited, unless prior written
// permission has been granted by MStar.
//
// By accessing, browsing and/or using MStar Software, you acknowledge that you
// have read, understood, and agree, to be bound by below terms ("Terms") and to
// comply with all applicable laws and regulations:
//
// 1. MStar shall retain any and all right, ownership and interest to MStar
//    Software and any modification/derivatives thereof.
//    No right, ownership, or interest to MStar Software and any
//    modification/derivatives thereof is transferred to you under Terms.
//
// 2. You understand that MStar Software might include, incorporate or be
//    supplied together with third party`s software and the use of MStar
//    Software may require additional licenses from third parties.
//    Therefore, you hereby agree it is your sole responsibility to separately
//    obtain any and all third party right and license necessary for your use of
//    such third party`s software.
//
// 3. MStar Software and any modification/derivatives thereof shall be deemed as
//    MStar`s confidential information and you agree to keep MStar`s
//    confidential information in strictest confidence and not disclose to any
//    third party.
//
// 4. MStar Software is provided on an "AS IS" basis without warranties of any
//    kind. Any warranties are hereby expressly disclaimed by MStar, including
//    without limitation, any warranties of merchantability, non-infringement of
//    intellectual property rights, fitness for a particular purpose, error free
//    and in conformity with any international standard.  You agree to waive any
//    claim against MStar for any loss, damage, cost or expense that you may
//    incur related to your use of MStar Software.
//    In no event shall MStar be liable for any direct, indirect, incidental or
//    consequential damages, including without limitation, lost of profit or
//    revenues, lost or damage of data, and unauthorized system use.
//    You agree that this Section 4 shall still apply without being affected
//    even if MStar Software has been modified by MStar in accordance with your
//    request or instruction for your use, except otherwise agreed by both
//    parties in writing.
//
// 5. If requested, MStar may from time to time provide technical supports or
//    services in relation with MStar Software to you for your use of
//    MStar Software in conjunction with your or your customer`s product
//    ("Services").
//    You understand and agree that, except otherwise agreed by both parties in
//    writing, Services are provided on an "AS IS" basis and the warranty
//    disclaimer set forth in Section 4 above shall apply.
//
// 6. Nothing contained herein shall be construed as by implication, estoppels
//    or otherwise:
//    (a) conferring any license or right to use MStar name, trademark, service
//        mark, symbol or any other identification;
//    (b) obligating MStar or any of its affiliates to furnish any person,
//        including without limitation, you and your customers, any assistance
//        of any kind whatsoever, or any information; or
//    (c) conferring any license or right under any intellectual property right.
//
// 7. These terms shall be governed by and construed in accordance with the laws
//    of Taiwan, R.O.C., excluding its conflict of law rules.
//    Any and all dispute arising out hereof or related hereto shall be finally
//    settled by arbitration referred to the Chinese Arbitration Association,
//    Taipei in accordance with the ROC Arbitration Law and the Arbitration
//    Rules of the Association by three (3) arbitrators appointed in accordance
//    with the said Rules.
//    The place of arbitration shall be in Taipei, Taiwan and the language shall
//    be English.
//    The arbitration award shall be final and binding to both parties.
//
//******************************************************************************
//<MStar Software>
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("MStar Confidential Information") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////////////////////////////////////////////////////////////////////
///
/// file    regLDMA.h
/// @brief  Master local dimming Dma Register Definition
/// @author MStar Semiconductor Inc.
///////////////////////////////////////////////////////////////////////////////////////////////////

#ifndef _REG_LDMA_H_
#define _REG_LDMA_H_

//-------------------------------------------------------------------------------------------------
// Include File
//-------------------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------------------
//  Hardware Capability
//-------------------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------------------
//  Macro and Define
//-------------------------------------------------------------------------------------------------

#define LDMA_MAX_SPI_CMD_NUM (10)

// BASEADDR & BK
#define BASEADDR_RIU                   0xBF000000

#define REG_LDMA0_BASE  (0x2D00*2) //102D
#define REG_LDMA1_BASE  (0x2D00*2+0x40*2)

//102D dma bank register
#define REG_MENULOAD_CTRL_MODE (0x00)
#define REG_MENULOAD_CTRL_MODE_MSK (BIT0|BIT1)

#define REG_SPI_8BIT_MD (0x00)
#define REG_SPI_8BIT_MD_MSK (BIT2)

#define REG_RGB_MODE (0x00)
#define REG_RGB_MODE_MSK (BIT3)

#define REG_HYBRID_MODE (0x00)
#define REG_HYBRID_MODE_MSK (BIT4)

#define REG_SPI_10BIT_MD (0x00)
#define REG_SPI_10BIT_MD_MSK (BIT5)

#define REG_SPI_16BIT_MD (0x00)
#define REG_SPI_16BIT_MD_MSK (BIT6)

#define REG_USE_HW_LOOP_MD (0x00)
#define REG_USE_HW_LOOP_MD_MSK (BIT7)

#define REG_MENULOAD_BUSY (0x00)
#define REG_MENULOAD_BUSY_MSK (BIT8)

#define REG_MENULOAD_DONE (0x00)
#define REG_MENULOAD_DONE_MSK (BIT9)

#define REG_MENULOAD_NUMBER (0x01)
#define REG_MENULOAD_NUMBER_MSK (0xFFF)

#define REG_MENULOAD_ABORTED_ONCE (0x02)
#define REG_MENULOAD_ABORTED_ONCE_MSK (BIT0)

#define REG_DMA2LD_BUSY (0x02)
#define REG_DMA2LD_BUSY_MSK (BIT1)

#define REG_SYNC_TRIG0_SEL (0x03)
#define REG_SYNC_TRIG0_SEL_MSK (BIT0)
#define REG_SYNC_TRIG1_SEL (0x03)
#define REG_SYNC_TRIG1_SEL_MSK (BIT1)
#define REG_SYNC_TRIG2_SEL (0x03)
#define REG_SYNC_TRIG2_SEL_MSK (BIT2)

#define REG_MENULOAD_REALTIME_TRIG (0x04)
#define REG_MENULOAD_ABORT (0x05)
#define REG_MENULOAD_ENABLE (0x06)
#define REG_DEST_BASE_ADDR (0x8)
#define REG_SRC_BASE_ADDR (0x9)

#define REG_START_CODE (0x0b)
#define REG_COMMAND (0x0c)
#define REG_CHKSUM_MD (0x0d)
#define REG_CHKSUM_MD_MSK (BIT0|BIT1|BIT2)

#define REG_CMD_LENGTH (0x20)
#define REG_COMMAND1 (0x21)
#define REG_COMMAND2 (0x22)
#define REG_COMMAND3 (0x23)
#define REG_COMMAND4 (0x24)
#define REG_COMMAND5 (0x25)
#define REG_COMMAND6 (0x26)
#define REG_COMMAND7 (0x27)
#define REG_COMMAND8 (0x28)

#define REG_TRIG_DELAY0_CNT0 (0x2a)
#define REG_TRIG_DELAY0_CNT1 (0x2b)
#define REG_TRIG_DELAY1_CNT0 (0x2c)
#define REG_TRIG_DELAY1_CNT1 (0x2d)
#define REG_TRIG_DELAY_CTRL (0x2e)

#endif