1 //<MStar Software>
2 //******************************************************************************
3 // MStar Software
4 // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5 // All software, firmware and related documentation herein ("MStar Software") are
6 // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7 // law, including, but not limited to, copyright law and international treaties.
8 // Any use, modification, reproduction, retransmission, or republication of all
9 // or part of MStar Software is expressly prohibited, unless prior written
10 // permission has been granted by MStar.
11 //
12 // By accessing, browsing and/or using MStar Software, you acknowledge that you
13 // have read, understood, and agree, to be bound by below terms ("Terms") and to
14 // comply with all applicable laws and regulations:
15 //
16 // 1. MStar shall retain any and all right, ownership and interest to MStar
17 // Software and any modification/derivatives thereof.
18 // No right, ownership, or interest to MStar Software and any
19 // modification/derivatives thereof is transferred to you under Terms.
20 //
21 // 2. You understand that MStar Software might include, incorporate or be
22 // supplied together with third party`s software and the use of MStar
23 // Software may require additional licenses from third parties.
24 // Therefore, you hereby agree it is your sole responsibility to separately
25 // obtain any and all third party right and license necessary for your use of
26 // such third party`s software.
27 //
28 // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29 // MStar`s confidential information and you agree to keep MStar`s
30 // confidential information in strictest confidence and not disclose to any
31 // third party.
32 //
33 // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34 // kind. Any warranties are hereby expressly disclaimed by MStar, including
35 // without limitation, any warranties of merchantability, non-infringement of
36 // intellectual property rights, fitness for a particular purpose, error free
37 // and in conformity with any international standard. You agree to waive any
38 // claim against MStar for any loss, damage, cost or expense that you may
39 // incur related to your use of MStar Software.
40 // In no event shall MStar be liable for any direct, indirect, incidental or
41 // consequential damages, including without limitation, lost of profit or
42 // revenues, lost or damage of data, and unauthorized system use.
43 // You agree that this Section 4 shall still apply without being affected
44 // even if MStar Software has been modified by MStar in accordance with your
45 // request or instruction for your use, except otherwise agreed by both
46 // parties in writing.
47 //
48 // 5. If requested, MStar may from time to time provide technical supports or
49 // services in relation with MStar Software to you for your use of
50 // MStar Software in conjunction with your or your customer`s product
51 // ("Services").
52 // You understand and agree that, except otherwise agreed by both parties in
53 // writing, Services are provided on an "AS IS" basis and the warranty
54 // disclaimer set forth in Section 4 above shall apply.
55 //
56 // 6. Nothing contained herein shall be construed as by implication, estoppels
57 // or otherwise:
58 // (a) conferring any license or right to use MStar name, trademark, service
59 // mark, symbol or any other identification;
60 // (b) obligating MStar or any of its affiliates to furnish any person,
61 // including without limitation, you and your customers, any assistance
62 // of any kind whatsoever, or any information; or
63 // (c) conferring any license or right under any intellectual property right.
64 //
65 // 7. These terms shall be governed by and construed in accordance with the laws
66 // of Taiwan, R.O.C., excluding its conflict of law rules.
67 // Any and all dispute arising out hereof or related hereto shall be finally
68 // settled by arbitration referred to the Chinese Arbitration Association,
69 // Taipei in accordance with the ROC Arbitration Law and the Arbitration
70 // Rules of the Association by three (3) arbitrators appointed in accordance
71 // with the said Rules.
72 // The place of arbitration shall be in Taipei, Taiwan and the language shall
73 // be English.
74 // The arbitration award shall be final and binding to both parties.
75 //
76 //******************************************************************************
77 //<MStar Software>
78 ////////////////////////////////////////////////////////////////////////////////
79 //
80 // Copyright (c) 2010-2012 MStar Semiconductor, Inc.
81 // All rights reserved.
82 //
83 // Unless otherwise stipulated in writing, any and all information contained
84 // herein regardless in any format shall remain the sole proprietary of
85 // MStar Semiconductor Inc. and be kept in strict confidence
86 // ("MStar Confidential Information") by the recipient.
87 // Any unauthorized act including without limitation unauthorized disclosure,
88 // copying, use, reproduction, sale, distribution, modification, disassembling,
89 // reverse engineering and compiling of the contents of MStar Confidential
90 // Information is unlawful and strictly prohibited. MStar hereby reserves the
91 // rights to any and all damages, losses, costs and expenses resulting therefrom.
92 //
93 ////////////////////////////////////////////////////////////////////////////////
94
95 ////////////////////////////////////////////////////////////////////////////////////////////////////
96 // file halMMFilein.c
97 // @brief Multimedia File In (MMFILEIN) HAL
98 // @author MStar Semiconductor,Inc.
99 ////////////////////////////////////////////////////////////////////////////////////////////////////
100
101 #include "halMMFilein.h"
102 #include "halCHIP.h"
103
104 //--------------------------------------------------------------------------------------------------
105 // Driver Compiler Option
106 //--------------------------------------------------------------------------------------------------
107 #define TSP_HAL_REG_SAFE_MODE 1 // Register protection access between 1 task and 1+ ISR
108
109 #define MIU_BUS 4
110
111 //--------------------------------------------------------------------------------------------------
112 // TSP Hardware Abstraction Layer
113 //--------------------------------------------------------------------------------------------------
114 static REG_Ctrl_MMFI* _MFCtrl_AU = NULL;
115 static REG_Ctrl_MMFI* _MFCtrl_V3D = NULL;
116
117 static MS_VIRT _virtMMFIRegBase = 0;
118 static MS_PHY _phyMMFIMiuOffset[2] = {0, 0};
119
120 //[NOTE] Jerry
121 // Some register has write order, for example, writing PCR_L will disable PCR counter
122 // writing PCR_M trigger nothing, writing PCR_H will enable PCR counter
123 #define _HAL_REG32_W(reg, value) do { (reg)->L = ((value) & 0x0000FFFF); \
124 (reg)->H = ((value) >> 16); } while(0)
125
126 //--------------------------------------------------------------------------------------------------
127 // Macro of bit operations
128 //--------------------------------------------------------------------------------------------------
129
130 //--------------------------------------------------------------------------------------------------
131 // Implementation
132 //--------------------------------------------------------------------------------------------------
_HAL_REG32_R(REG32_M * reg)133 static MS_U32 _HAL_REG32_R(REG32_M *reg)
134 {
135 MS_U32 value = 0;
136 value = (reg)->H << 16;
137 value |= (reg)->L;
138 return value;
139 }
140
_HAL_MMFI_MIU_OFFSET(MS_PHY Phyaddr)141 static MS_PHY _HAL_MMFI_MIU_OFFSET(MS_PHY Phyaddr)
142 {
143 #ifdef HAL_MIU2_BASE
144 if(Phyaddr >= (MS_PHY)HAL_MIU2_BASE)
145 return (MS_PHY)HAL_MIU2_BASE;
146 else
147 #endif //HAL_MIU2_BASE
148 #ifdef HAL_MIU1_BASE
149 if(Phyaddr >= (MS_PHY)HAL_MIU1_BASE)
150 return (MS_PHY)HAL_MIU1_BASE;
151 else
152 #endif //HAL_MIU1_BASE
153 return (MS_PHY)HAL_MIU0_BASE;
154 }
155
HAL_MMFI_SetBank(MS_VIRT virtBankAddr)156 void HAL_MMFI_SetBank(MS_VIRT virtBankAddr)
157 {
158 _virtMMFIRegBase = virtBankAddr;
159 _MFCtrl_AU = (REG_Ctrl_MMFI*)(_virtMMFIRegBase+ REG_CTRL_BASE_MMFI);
160 _MFCtrl_V3D= (REG_Ctrl_MMFI*)(_virtMMFIRegBase+ REG_CTRL_BASE_MMFI_V3D);
161 }
162
163 // ------------------------------------------------------
164 // Audio APIs
165 //-------------------------------------------------------
HAL_MMFI_AudPidFlt_Set(MS_U8 u8Idx,MS_U16 u16PID,MS_U16 u16entype)166 void HAL_MMFI_AudPidFlt_Set(MS_U8 u8Idx, MS_U16 u16PID, MS_U16 u16entype)
167 {
168 MS_U32 u32shift = ((u8Idx == 0) ? MMFI_PIDFLT_A_SHIFT : MMFI_PIDFLT_B_SHIFT);
169 MS_U32 u32mask = ((u8Idx == 0) ? MMFI_PIDFLT_A_MASK : MMFI_PIDFLT_B_MASK);
170 MS_U32 u32data;
171
172 u32data = ((MS_U32)(u16PID|u16entype)) << u32shift;
173 u32data |=(_HAL_REG32_R(&_MFCtrl_AU->PidFlt) & ~u32mask);
174 _HAL_REG32_W(&(_MFCtrl_AU->PidFlt), u32data);
175 }
176
HAL_MMFI_AudPidFlt_SetPid(MS_U8 u8Idx,MS_U16 u16PID)177 void HAL_MMFI_AudPidFlt_SetPid(MS_U8 u8Idx, MS_U16 u16PID)
178 {
179 MS_U32 u32shift = ((u8Idx == 0) ? MMFI_PIDFLT_A_SHIFT : MMFI_PIDFLT_B_SHIFT);
180 MS_U32 u32mask = MMFI_PIDFLT_PID_MASK << u32shift;
181 MS_U32 u32data;
182
183 u32data = ((MS_U32)u16PID) << u32shift;
184 u32data |= (_HAL_REG32_R(&_MFCtrl_AU->PidFlt) & ~u32mask);
185 _HAL_REG32_W(&(_MFCtrl_AU->PidFlt), u32data);
186 }
187
HAL_MMFI_AudPidFlt_Enable(MS_U8 u8Idx,MS_U16 u16entype,MS_BOOL benable)188 void HAL_MMFI_AudPidFlt_Enable(MS_U8 u8Idx, MS_U16 u16entype, MS_BOOL benable)
189 {
190 MS_U32 u32shift = ((u8Idx == 0) ? MMFI_PIDFLT_A_SHIFT : MMFI_PIDFLT_B_SHIFT);
191 MS_U32 u32mask = MMFI_PIDFLT_EN_MASK << u32shift;
192 MS_U32 u32data;
193
194 u32data = _HAL_REG32_R(&(_MFCtrl_AU->PidFlt)) & ~u32mask;
195
196 if(benable)
197 u32data |= ((MS_U32)u16entype << u32shift);
198
199 _HAL_REG32_W(&(_MFCtrl_AU->PidFlt), u32data);
200 }
201
HAL_MMFI_AudPidFlt_Reset(MS_U8 u8Idx)202 void HAL_MMFI_AudPidFlt_Reset(MS_U8 u8Idx)
203 {
204 MS_U32 u32shift = ((u8Idx == 0) ? MMFI_PIDFLT_A_SHIFT : MMFI_PIDFLT_B_SHIFT);
205 MS_U32 u32mask = ((u8Idx == 0) ? MMFI_PIDFLT_A_MASK : MMFI_PIDFLT_B_MASK);
206 MS_U32 u32data;
207
208 u32data = (_HAL_REG32_R(&(_MFCtrl_AU->PidFlt)) & ~u32mask) |
209 (((MS_U32)MMFI_PID_NULL) << u32shift);
210 _HAL_REG32_W(&(_MFCtrl_AU->PidFlt), u32data);
211 }
212
HAL_MMFI_AU_Set_Filein_ReadAddr(MS_PHY phyAddr)213 void HAL_MMFI_AU_Set_Filein_ReadAddr(MS_PHY phyAddr)
214 {
215 _phyMMFIMiuOffset[0] = _HAL_MMFI_MIU_OFFSET(phyAddr);
216
217 _HAL_REG32_W(&_MFCtrl_AU->FileIn_RAddr, (MS_U32)(phyAddr-_phyMMFIMiuOffset[0]));
218 }
219
HAL_MMFI_AU_Set_Filein_ReadLen(MS_U32 u32len)220 void HAL_MMFI_AU_Set_Filein_ReadLen(MS_U32 u32len)
221 {
222 _HAL_REG32_W(&_MFCtrl_AU->FileIn_RNum, u32len);
223 }
224
HAL_MMFI_AU_Set_Filein_Ctrl(MS_U32 u32ctrl)225 void HAL_MMFI_AU_Set_Filein_Ctrl(MS_U32 u32ctrl)
226 {
227 MS_U32 u32data;
228
229 u32data = (_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & ~MMFI_FILEIN_CTRL_MASK) | u32ctrl;
230 _HAL_REG32_W(&_MFCtrl_AU->Ctrl_CmdQSts, u32data);
231 }
232
HAL_MMFI_AU_Get_Filein_Ctrl(void)233 MS_U32 HAL_MMFI_AU_Get_Filein_Ctrl(void)
234 {
235 return (_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & MMFI_FILEIN_CTRL_MASK);
236 }
237
HAL_MMFI_AU_Set_FileinTimer(MS_U8 u8timer)238 void HAL_MMFI_AU_Set_FileinTimer(MS_U8 u8timer)
239 {
240 MS_U32 u32data;
241
242 u32data = (_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & ~MMFI_TIMER_MASK) | ((MS_U32)(u8timer & 0xFF) << MMFI_TIMER_SHIFT);
243 _HAL_REG32_W(&_MFCtrl_AU->Ctrl_CmdQSts, u32data);
244 }
245
HAL_MMFI_AU_CmdQ_FIFO_Get_WRCnt(void)246 MS_U32 HAL_MMFI_AU_CmdQ_FIFO_Get_WRCnt(void)
247 {
248 MS_U32 u32data = (_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & MMFI_CMQ_WR_CNT_MASK) >> MMFI_CMQ_STATUS_SHIFT;
249
250 return u32data;
251 }
252
HAL_MMFI_AU_CmdQ_FIFO_IsFull(void)253 MS_BOOL HAL_MMFI_AU_CmdQ_FIFO_IsFull(void)
254 {
255 return (MS_BOOL)(_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & MMFI_CMQ_STATUS_FIFO_FULL);
256 }
257
HAL_MMFI_AU_CmdQ_FIFO_IsEmpty(void)258 MS_BOOL HAL_MMFI_AU_CmdQ_FIFO_IsEmpty(void)
259 {
260 return (MS_BOOL)(_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & MMFI_CMQ_STATUS_FIFO_EMPTY);
261 }
262
HAL_MMFI_AU_CmdQ_FIFO_Get_WRLevel(void)263 MS_U8 HAL_MMFI_AU_CmdQ_FIFO_Get_WRLevel(void)
264 {
265 MS_U32 u32data = (_HAL_REG32_R(&_MFCtrl_AU->Ctrl_CmdQSts) & MMFI_CMQ_STATU_WR_LEVEL_MASK) >> MMFI_CMQ_STATU_WR_LEVEL_SHIFT;
266
267 return ((MS_U8)u32data);
268 }
269
HAL_MMFI_AU_Cfg_Enable(MS_U32 u32CfgItem,MS_BOOL benable)270 void HAL_MMFI_AU_Cfg_Enable(MS_U32 u32CfgItem, MS_BOOL benable)
271 {
272 if(benable)
273 {
274 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&(_MFCtrl_AU->Cfg)) | u32CfgItem));
275 }
276 else
277 {
278 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&(_MFCtrl_AU->Cfg)) & ~u32CfgItem));
279 }
280 }
281
HAL_MMFI_AU_Cfg_Set(MS_U32 u32CfglItem)282 void HAL_MMFI_AU_Cfg_Set(MS_U32 u32CfglItem)
283 {
284 _HAL_REG32_W(&_MFCtrl_AU->Cfg, u32CfglItem);
285 }
286
HAL_MMFI_AU_Cfg_Get(void)287 MS_U32 HAL_MMFI_AU_Cfg_Get(void)
288 {
289 return (_HAL_REG32_R(&_MFCtrl_AU->Cfg));
290 }
291
HAL_MMFI_AU_Get_TsHeaderInfo(MS_U32 * pu32header)292 void HAL_MMFI_AU_Get_TsHeaderInfo(MS_U32 *pu32header)
293 {
294 *pu32header = _HAL_REG32_R(&_MFCtrl_AU->TsHeader);
295 }
296
HAL_MMFI_AU_Get_APid_Status(MS_U8 u8idx,MS_U16 * pu16pid,MS_BOOL * pbchanged)297 void HAL_MMFI_AU_Get_APid_Status(MS_U8 u8idx, MS_U16 *pu16pid, MS_BOOL *pbchanged)
298 {
299 MS_U16 u16temp;
300
301 if(u8idx == 0)
302 {
303 u16temp = (MS_U16)_HAL_REG32_R(&_MFCtrl_AU->Pid_Status);
304 }
305 else
306 {
307 u16temp = (MS_U16)(_HAL_REG32_R(&_MFCtrl_AU->Pid_Status) >> MMFI_PIFSTS_B_SHIFT);
308 }
309
310 *pu16pid = u16temp & MMFI_PID_MATCHED_MASK;
311 *pbchanged = (MS_BOOL)(u16temp & MMFI_PID_CHANGE);
312 }
313
HAL_MMFI_AU_LPcr2_Set(MS_U32 u32lpcr2)314 void HAL_MMFI_AU_LPcr2_Set(MS_U32 u32lpcr2)
315 {
316 _HAL_REG32_W(&_MFCtrl_AU->LPcr2_Buf, u32lpcr2);
317 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) | MMFI_LPCR2_WLD));
318 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) & ~MMFI_LPCR2_WLD));
319 }
320
HAL_MMFI_AU_LPcr2_Get(void)321 MS_U32 HAL_MMFI_AU_LPcr2_Get(void)
322 {
323 MS_U32 u32temp;
324
325 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) | MMFI_LPCR2_LOAD));
326 u32temp = _HAL_REG32_R(&_MFCtrl_AU->LPcr2_Buf);
327 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) & ~MMFI_LPCR2_LOAD));
328
329 return u32temp;
330 }
331
HAL_MMFI_AU_TimeStamp_Get(void)332 MS_U32 HAL_MMFI_AU_TimeStamp_Get(void)
333 {
334 return _HAL_REG32_R(&_MFCtrl_AU->TimeStamp_FIn);
335 }
336
HAL_MMFI_AU_PktChkSize_Set(MS_U8 u8size)337 void HAL_MMFI_AU_PktChkSize_Set(MS_U8 u8size)
338 {
339 MS_U32 u32temp;
340
341 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) | MMFI_ALT_TS_SIZE));
342
343 u32temp = ((_HAL_REG32_R(&_MFCtrl_AU->PktChkSize) & ~MMFI_PKTCHK_SIZE_MASK) | ((MS_U32)(u8size & 0xFF)));
344 _HAL_REG32_W(&_MFCtrl_AU->PktChkSize, u32temp);
345 }
346
HAL_MMFI_AU_RemoveDupPkt(MS_BOOL bEnable)347 void HAL_MMFI_AU_RemoveDupPkt(MS_BOOL bEnable)
348 {
349 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) | MMFI_DUP_PKT_SKIP));
350 }
351
HAL_MMFI_AU_MOBF_Set_FileinKey(MS_U32 u32Key)352 MS_BOOL HAL_MMFI_AU_MOBF_Set_FileinKey(MS_U32 u32Key)
353 {
354 MS_U32 u32temp;
355
356 u32temp = (_HAL_REG32_R(&_MFCtrl_AU->PktChkSize) & ~MMFI_MOBFKEY_MASK) | ((u32Key << MMFI_MOBFKEY_SHIFT) & MMFI_MOBFKEY_MASK);
357 _HAL_REG32_W(&_MFCtrl_AU->PktChkSize, u32temp);
358
359 return TRUE;
360 }
361
HAL_MMFI_AU_MOBF_Enable(MS_BOOL bEnable)362 MS_BOOL HAL_MMFI_AU_MOBF_Enable(MS_BOOL bEnable)
363 {
364 return FALSE;
365 }
366
HAL_MMFI_AU_MOBF_SetLevel(MS_U8 u8level)367 MS_BOOL HAL_MMFI_AU_MOBF_SetLevel(MS_U8 u8level)
368 {
369 return FALSE;
370 }
371
372 // ------------------------------------------------------
373 // Video 3D APIs
374 //-------------------------------------------------------
HAL_MMFI_VD3DPidFlt_Set(MS_U8 u8Idx,MS_U16 u16PID,MS_U16 u16entype)375 void HAL_MMFI_VD3DPidFlt_Set(MS_U8 u8Idx, MS_U16 u16PID, MS_U16 u16entype)
376 {
377 MS_U32 u32data;
378
379 u32data = (MS_U32)(u16PID|u16entype);
380 u32data |=(_HAL_REG32_R(&_MFCtrl_V3D->PidFlt) & ~MMFI_PIDFLT_A_MASK);
381 _HAL_REG32_W(&(_MFCtrl_V3D->PidFlt), u32data);
382 }
383
HAL_MMFI_VD3DPidFlt_SetPid(MS_U8 u8Idx,MS_U16 u16PID)384 void HAL_MMFI_VD3DPidFlt_SetPid(MS_U8 u8Idx, MS_U16 u16PID)
385 {
386 MS_U32 u32data;
387
388 u32data = (MS_U32)u16PID;
389 u32data |= (_HAL_REG32_R(&_MFCtrl_V3D->PidFlt) & ~MMFI_PIDFLT_PID_MASK);
390 _HAL_REG32_W(&(_MFCtrl_V3D->PidFlt), u32data);
391 }
392
HAL_MMFI_VD3DPidFlt_Enable(MS_U8 u8Idx,MS_U16 u16entype,MS_BOOL benable)393 void HAL_MMFI_VD3DPidFlt_Enable(MS_U8 u8Idx, MS_U16 u16entype, MS_BOOL benable)
394 {
395 MS_U32 u32data;
396
397 u32data = _HAL_REG32_R(&(_MFCtrl_V3D->PidFlt)) & ~MMFI_PIDFLT_EN_MASK;
398
399 if(benable)
400 u32data |= ((MS_U32)u16entype);
401
402 _HAL_REG32_W(&(_MFCtrl_V3D->PidFlt), u32data);
403 }
404
HAL_MMFI_VD3DPidFlt_Reset(MS_U8 u8Idx)405 void HAL_MMFI_VD3DPidFlt_Reset(MS_U8 u8Idx)
406 {
407 MS_U32 u32data;
408
409 u32data = (_HAL_REG32_R(&(_MFCtrl_V3D->PidFlt)) & ~MMFI_PIDFLT_A_MASK) | ((MS_U32)MMFI_PID_NULL);
410 _HAL_REG32_W(&(_MFCtrl_V3D->PidFlt), u32data);
411 }
412
HAL_MMFI_V3D_Set_Filein_ReadAddr(MS_PHY phyAddr)413 void HAL_MMFI_V3D_Set_Filein_ReadAddr(MS_PHY phyAddr)
414 {
415 _phyMMFIMiuOffset[1] = _HAL_MMFI_MIU_OFFSET(phyAddr);
416
417 _HAL_REG32_W(&_MFCtrl_V3D->FileIn_RAddr, (MS_U32)(phyAddr-_phyMMFIMiuOffset[1]));
418 }
419
HAL_MMFI_V3D_Set_Filein_ReadLen(MS_U32 u32len)420 void HAL_MMFI_V3D_Set_Filein_ReadLen(MS_U32 u32len)
421 {
422 _HAL_REG32_W(&_MFCtrl_V3D->FileIn_RNum, u32len);
423 }
424
HAL_MMFI_V3D_Set_Filein_Ctrl(MS_U32 u32ctrl)425 void HAL_MMFI_V3D_Set_Filein_Ctrl(MS_U32 u32ctrl)
426 {
427 MS_U32 u32data;
428
429 u32data = (_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & ~MMFI_FILEIN_CTRL_MASK) | u32ctrl;
430 _HAL_REG32_W(&_MFCtrl_V3D->Ctrl_CmdQSts, u32data);
431 }
432
HAL_MMFI_V3D_Get_Filein_Ctrl(void)433 MS_U32 HAL_MMFI_V3D_Get_Filein_Ctrl(void)
434 {
435 return (_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & MMFI_FILEIN_CTRL_MASK);
436 }
437
HAL_MMFI_V3D_Set_FileinTimer(MS_U8 u8timer)438 void HAL_MMFI_V3D_Set_FileinTimer(MS_U8 u8timer)
439 {
440 MS_U32 u32data;
441
442 u32data = (_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & ~MMFI_TIMER_MASK) | ((MS_U32)(u8timer & 0xFF) << MMFI_TIMER_SHIFT);
443 _HAL_REG32_W(&_MFCtrl_V3D->Ctrl_CmdQSts, u32data);
444 }
445
HAL_MMFI_V3D_CmdQ_FIFO_Get_WRCnt(void)446 MS_U8 HAL_MMFI_V3D_CmdQ_FIFO_Get_WRCnt(void)
447 {
448 MS_U32 u32data = (_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & MMFI_CMQ_WR_CNT_MASK) >> MMFI_CMQ_STATUS_SHIFT;
449
450 return u32data;
451 }
452
HAL_MMFI_V3D_CmdQ_FIFO_IsFull(void)453 MS_BOOL HAL_MMFI_V3D_CmdQ_FIFO_IsFull(void)
454 {
455 return (MS_BOOL)(_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & MMFI_CMQ_STATUS_FIFO_FULL);
456 }
457
HAL_MMFI_V3D_CmdQ_FIFO_IsEmpty(void)458 MS_BOOL HAL_MMFI_V3D_CmdQ_FIFO_IsEmpty(void)
459 {
460 return (MS_BOOL)(_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & MMFI_CMQ_STATUS_FIFO_EMPTY);
461 }
462
HAL_MMFI_V3D_CmdQ_FIFO_Get_WRLevel(void)463 MS_U8 HAL_MMFI_V3D_CmdQ_FIFO_Get_WRLevel(void)
464 {
465 MS_U32 u32data = (_HAL_REG32_R(&_MFCtrl_V3D->Ctrl_CmdQSts) & MMFI_CMQ_STATU_WR_LEVEL_MASK) >> MMFI_CMQ_STATU_WR_LEVEL_SHIFT;
466
467 return ((MS_U8)u32data);
468 }
469
HAL_MMFI_V3D_Cfg_Enable(MS_U32 u32CfgItem,MS_BOOL benable)470 void HAL_MMFI_V3D_Cfg_Enable(MS_U32 u32CfgItem, MS_BOOL benable)
471 {
472 if(benable)
473 {
474 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&(_MFCtrl_V3D->Cfg)) | u32CfgItem));
475 }
476 else
477 {
478 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&(_MFCtrl_V3D->Cfg)) & ~u32CfgItem));
479 }
480 }
481
HAL_MMFI_V3D_Cfg_Set(MS_U32 u32CfglItem)482 void HAL_MMFI_V3D_Cfg_Set(MS_U32 u32CfglItem)
483 {
484 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, u32CfglItem);
485 }
486
HAL_MMFI_V3D_Cfg_Get(void)487 MS_U32 HAL_MMFI_V3D_Cfg_Get(void)
488 {
489 return (_HAL_REG32_R(&_MFCtrl_V3D->Cfg));
490 }
491
HAL_MMFI_V3D_Get_TsHeaderInfo(MS_U32 * pu32header)492 void HAL_MMFI_V3D_Get_TsHeaderInfo(MS_U32 *pu32header)
493 {
494 *pu32header = _HAL_REG32_R(&_MFCtrl_V3D->TsHeader);
495 }
496
HAL_MMFI_V3D_Get_VPid_Status(MS_U8 u8idx,MS_U16 * pu16pid,MS_BOOL * pbchanged)497 void HAL_MMFI_V3D_Get_VPid_Status(MS_U8 u8idx, MS_U16 *pu16pid, MS_BOOL *pbchanged)
498 {
499 MS_U16 u16temp;
500
501 u16temp = (MS_U16)_HAL_REG32_R(&_MFCtrl_V3D->Pid_Status);
502 *pu16pid = u16temp & MMFI_PID_MATCHED_MASK;
503 *pbchanged = (MS_BOOL)(u16temp & MMFI_PID_CHANGE);
504 }
505
HAL_MMFI_V3D_LPcr2_Set(MS_U32 u32lpcr2)506 void HAL_MMFI_V3D_LPcr2_Set(MS_U32 u32lpcr2)
507 {
508 _HAL_REG32_W(&_MFCtrl_V3D->LPcr2_Buf, u32lpcr2);
509 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) | MMFI_LPCR2_WLD));
510 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) & ~MMFI_LPCR2_WLD));
511 }
512
HAL_MMFI_V3D_LPcr2_Get(void)513 MS_U32 HAL_MMFI_V3D_LPcr2_Get(void)
514 {
515 MS_U32 u32temp;
516
517 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) | MMFI_LPCR2_LOAD));
518 u32temp = _HAL_REG32_R(&_MFCtrl_V3D->LPcr2_Buf);
519 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) & ~MMFI_LPCR2_LOAD));
520
521 return u32temp;
522 }
523
HAL_MMFI_V3D_TimeStamp_Get(void)524 MS_U32 HAL_MMFI_V3D_TimeStamp_Get(void)
525 {
526 return _HAL_REG32_R(&_MFCtrl_V3D->TimeStamp_FIn);
527 }
528
HAL_MMFI_V3D_PktChkSize_Set(MS_U8 u8size)529 void HAL_MMFI_V3D_PktChkSize_Set(MS_U8 u8size)
530 {
531 MS_U32 u32temp;
532
533 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) | MMFI_ALT_TS_SIZE));
534
535 u32temp = ((_HAL_REG32_R(&_MFCtrl_V3D->PktChkSize) & ~MMFI_PKTCHK_SIZE_MASK) | ((MS_U32)(u8size & 0xFF)));
536 _HAL_REG32_W(&_MFCtrl_V3D->PktChkSize, u32temp);
537 }
538
HAL_MMFI_V3D_RemoveDupPkt(MS_BOOL bEnable)539 void HAL_MMFI_V3D_RemoveDupPkt(MS_BOOL bEnable)
540 {
541 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) | MMFI_DUP_PKT_SKIP));
542 }
543
HAL_MMFI_V3D_MOBF_Set_FileinKey(MS_U32 u32Key)544 MS_BOOL HAL_MMFI_V3D_MOBF_Set_FileinKey(MS_U32 u32Key)
545 {
546 MS_U32 u32temp;
547
548 u32temp = (_HAL_REG32_R(&_MFCtrl_V3D->PktChkSize) & ~MMFI_MOBFKEY_MASK) | ((u32Key << MMFI_MOBFKEY_SHIFT) & MMFI_MOBFKEY_MASK);
549 _HAL_REG32_W(&_MFCtrl_V3D->PktChkSize, u32temp);
550
551 return TRUE;
552 }
553
HAL_MMFI_V3D_MOBF_Enable(MS_BOOL bEnable)554 MS_BOOL HAL_MMFI_V3D_MOBF_Enable(MS_BOOL bEnable)
555 {
556 return FALSE;
557 }
558
HAL_MMFI_V3D_MOBF_SetLevel(MS_U8 u8level)559 MS_BOOL HAL_MMFI_V3D_MOBF_SetLevel(MS_U8 u8level)
560 {
561 return FALSE;
562 }
563
564 //
565 // General API
566 //
HAL_MMFI_Reset(void)567 void HAL_MMFI_Reset(void)
568 {
569 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) &~ MMFI_SW_RSTZ_MMFILEIN_DISABLE));
570 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) | MMFI_SW_RSTZ_MMFILEIN_DISABLE));
571 }
572
HAL_MMFI_Reset_SubItem(MS_U32 u32RstItem)573 void HAL_MMFI_Reset_SubItem(MS_U32 u32RstItem)
574 {
575 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) | u32RstItem));
576 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & ~u32RstItem));
577 }
578
HAL_MMFI_Reset_All(void)579 void HAL_MMFI_Reset_All(void)
580 {
581 MS_U32 u32data = _HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & ~MMFI_SWRST_MASK;
582
583 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, u32data | MMFI_RST_ALL);
584 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, u32data | MMFI_SW_RSTZ_MMFILEIN_DISABLE);
585 }
586
HAL_MMFI_HWInt_Enable(MS_BOOL benable,MS_U32 u32init)587 void HAL_MMFI_HWInt_Enable(MS_BOOL benable, MS_U32 u32init)
588 {
589 MS_U32 u32data = _HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & ~u32init;
590
591 if(benable)
592 {
593 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (u32data | u32init));
594 }
595 else
596 {
597 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, u32data);
598 }
599 }
600
HAL_MMFI_HWInt_Clear(MS_U32 u32Int)601 void HAL_MMFI_HWInt_Clear(MS_U32 u32Int)
602 {
603 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & ~u32Int));
604 }
605
HAL_MMFI_HWInt_Status(void)606 MS_U32 HAL_MMFI_HWInt_Status(void)
607 {
608 return (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & MMFI_HWINT_STS_MASK);
609 }
610
HAL_MMFI_Chk_CmdQResetDone(MS_U32 u32Path)611 MS_BOOL HAL_MMFI_Chk_CmdQResetDone(MS_U32 u32Path)
612 {
613 int ii = 0;
614 REG32_M* pReg = NULL;
615
616 if(u32Path == MMFI_RST_CMDQ_AU)
617 {
618 pReg = &_MFCtrl_AU->Ctrl_CmdQSts;
619 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) | MMFI_WB_FSM_RESET));
620 }
621 else if(u32Path == MMFI_RST_CMDQ_VD)
622 {
623 pReg = &_MFCtrl_V3D->Ctrl_CmdQSts;
624 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) | MMFI_WB_FSM_RESET));
625 }
626 else
627 {
628 return FALSE;
629 }
630
631 for(ii = 0; ii < 100; ii++)
632 {
633 if(_HAL_REG32_R(pReg) & MMFI_FILEIN_DONE)
634 break;
635
636 MsOS_DelayTask(1);
637 }
638
639 if(u32Path == MMFI_RST_CMDQ_AU)
640 {
641 _HAL_REG32_W(&_MFCtrl_AU->Cfg, (_HAL_REG32_R(&_MFCtrl_AU->Cfg) & ~MMFI_WB_FSM_RESET));
642 }
643 else
644 {
645 _HAL_REG32_W(&_MFCtrl_V3D->Cfg, (_HAL_REG32_R(&_MFCtrl_V3D->Cfg) & ~MMFI_WB_FSM_RESET));
646 }
647
648 if(ii == 100)
649 {
650 printf("%s, wait fine in reset timeout\n", __FUNCTION__);
651 return FALSE;
652 }
653
654 //rst_ts_fin
655 if(u32Path == MMFI_RST_CMDQ_AU)
656 {
657 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) | MMFI_RST_TSIF_AU));
658 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & ~MMFI_RST_TSIF_AU));
659 }
660 else
661 {
662 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) | MMFI_RST_TSIF_VD));
663 _HAL_REG32_W(&_MFCtrl_AU->SWRst_HWInt, (_HAL_REG32_R(&_MFCtrl_AU->SWRst_HWInt) & ~MMFI_RST_TSIF_VD));
664 }
665
666 return TRUE;
667 }
668
669
670
671