xref: /utopia/UTPA2-700.0.x/modules/demodulator/drv/demod/drvDMD_DTMB_v2.c (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and yor any information; or
62*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
63*53ee8cc1Swenshuai.xi //
64*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
65*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
66*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
67*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
68*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
69*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
70*53ee8cc1Swenshuai.xi //    with the said Rules.
71*53ee8cc1Swenshuai.xi //    The place of arbitra��cordance
72*53ee8cc1Swenshuai.xi //    with the said Rules.
73*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
74*53ee8cc1Swenshuai.xi //    be English.
75*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
76*53ee8cc1Swenshuai.xi //
77*53ee8cc1Swenshuai.xi //******************************************************************************
78*53ee8cc1Swenshuai.xi //<MStar Software>
79*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
80*53ee8cc1Swenshuai.xi //
81*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
82*53ee8cc1Swenshuai.xi // All rights reserved.
83*53ee8cc1Swenshuai.xi //
84*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
85*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
86*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
87*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
88*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
89*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
90*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
91*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
92*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
93*53ee8cc1Swenshuai.xi //
94*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
95*53ee8cc1Swenshuai.xi 
96*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
97*53ee8cc1Swenshuai.xi ///
98*53ee8cc1Swenshuai.xi /// file    drvDMD_DTMB_v2.c
99*53ee8cc1Swenshuai.xi /// @brief  DMD DTMB Driver Interface
100*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
101*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
102*53ee8cc1Swenshuai.xi 
103*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
104*53ee8cc1Swenshuai.xi //  Include Files
105*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi 
107*53ee8cc1Swenshuai.xi #ifdef MSOS_TYPE_LINUX_KERNEL
108*53ee8cc1Swenshuai.xi #include <linux/string.h>
109*53ee8cc1Swenshuai.xi #else
110*53ee8cc1Swenshuai.xi #include <string.h>
111*53ee8cc1Swenshuai.xi #include <stdio.h>
112*53ee8cc1Swenshuai.xi #endif
113*53ee8cc1Swenshuai.xi 
114*53ee8cc1Swenshuai.xi #include "utopia.h"
115*53ee8cc1Swenshuai.xi #include "utopia_dapi.h"
116*53ee8cc1Swenshuai.xi 
117*53ee8cc1Swenshuai.xi #include "drvDMD_DTMB_v2.h"
118*53ee8cc1Swenshuai.xi 
119*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
120*53ee8cc1Swenshuai.xi //  Driver Compiler Options
121*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
122*53ee8cc1Swenshuai.xi 
123*53ee8cc1Swenshuai.xi 
124*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
125*53ee8cc1Swenshuai.xi //  Local Defines
126*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
127*53ee8cc1Swenshuai.xi 
128*53ee8cc1Swenshuai.xi #ifdef MS_DEBUG
129*53ee8cc1Swenshuai.xi #define DMD_DBG(x)          (x)
130*53ee8cc1Swenshuai.xi #else
131*53ee8cc1Swenshuai.xi #define DMD_DBG(x)          //(x)
132*53ee8cc1Swenshuai.xi #endif
133*53ee8cc1Swenshuai.xi 
134*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
135*53ee8cc1Swenshuai.xi //  Local Structurs
136*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
137*53ee8cc1Swenshuai.xi 
138*53ee8cc1Swenshuai.xi typedef enum _DTMB_POOL_ID
139*53ee8cc1Swenshuai.xi {
140*53ee8cc1Swenshuai.xi     DTMB_POOL_ID_DMD0 = 0
141*53ee8cc1Swenshuai.xi } DTMB_POOL_ID;
142*53ee8cc1Swenshuai.xi 
143*53ee8cc1Swenshuai.xi typedef struct DLL_PACKED _DTMB_RESOURCE_PRIVATE
144*53ee8cc1Swenshuai.xi {
145*53ee8cc1Swenshuai.xi     DMD_DTMB_ResData sDMD_DTMB_ResData[DMD_DTMB_MAX_DEMOD_NUM];
146*53ee8cc1Swenshuai.xi } DTMB_RESOURCE_PRIVATE, *PDTMB_RESOURCE_PRIVATE;;
147*53ee8cc1Swenshuai.xi 
148*53ee8cc1Swenshuai.xi #ifdef UTPA2
149*53ee8cc1Swenshuai.xi 
150*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SetDbgLevel)(DMD_DTMB_DbgLv);
151*53ee8cc1Swenshuai.xi typedef DMD_DTMB_Info*            (*IOCTL_DTMB_GetInfo)(void);
152*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetLibVer)(const MSIF_Version**);
153*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_Init)(MS_U8, DMD_DTMB_InitData*, MS_U32);
154*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_Exit)(MS_U8);
155*53ee8cc1Swenshuai.xi typedef MS_U32                    (*IOCTL_DTMB_GetConfig)(MS_U8, DMD_DTMB_InitData*);
156*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SetConfig)(MS_U8, DMD_DTMB_DEMOD_TYPE, MS_BOOL);
157*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SetReset)(MS_U8);
158*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_Set_QAM_SR)(MS_U8, DMD_DTMB_DEMOD_TYPE, MS_U16);
159*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SetActive)(MS_U8, MS_BOOL);
160*53ee8cc1Swenshuai.xi typedef MS_U32                    (*IOCTL_DTMB_SetPowerState)(MS_U8, EN_POWER_MODE);
161*53ee8cc1Swenshuai.xi typedef DMD_DTMB_LOCK_STATUS      (*IOCTL_DTMB_GetLock)(MS_U8, DMD_DTMB_GETLOCK_TYPE);
162*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetModulationMode)(MS_U8, DMD_DTMB_MODULATION_INFO*);
163*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetSignalStrength)(MS_U8, MS_U16*);
164*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_ReadFrequencyOffset)(MS_U8, DMD_DTMB_CFO_DATA*);
165*53ee8cc1Swenshuai.xi typedef MS_U8                     (*IOCTL_DTMB_GetSignalQuality)(MS_U8);
166*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetPreLdpcBer)(MS_U8, DMD_DTMB_BER_DATA*);
167*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetPreViterbiBer)(MS_U8, DMD_DTMB_BER_DATA*);
168*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetPostViterbiBer)(MS_U8, DMD_DTMB_BER_DATA*);
169*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetSNR)(MS_U8, DMD_DTMB_SNR_DATA*);
170*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SetSerialControl)(MS_U8, MS_U8);
171*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_IIC_BYPASS_MODE)(MS_U8, MS_BOOL);
172*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SWITCH_SSPI_GPIO)(MS_U8, MS_BOOL);
173*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GPIO_GET_LEVEL)(MS_U8, MS_U8, MS_BOOL*);
174*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GPIO_SET_LEVEL)(MS_U8, MS_U8, MS_BOOL);
175*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GPIO_OUT_ENABLE)(MS_U8, MS_U8, MS_BOOL);
176*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_DoIQSwap)(MS_U8, MS_BOOL);
177*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_GetReg)(MS_U8, MS_U16, MS_U8*);
178*53ee8cc1Swenshuai.xi typedef MS_BOOL                   (*IOCTL_DTMB_SetReg)(MS_U8, MS_U16, MS_U8);
179*53ee8cc1Swenshuai.xi 
180*53ee8cc1Swenshuai.xi typedef struct _DTMB_INSTANT_PRIVATE
181*53ee8cc1Swenshuai.xi {
182*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetDbgLevel              fpSetDbgLevel;
183*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetInfo                  fpGetInfo;
184*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetLibVer                fpGetLibVer;
185*53ee8cc1Swenshuai.xi     IOCTL_DTMB_Init                     fpInit;
186*53ee8cc1Swenshuai.xi     IOCTL_DTMB_Exit                     fpExit;
187*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetConfig                fpGetConfig;
188*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetConfig                fpSetConfig;
189*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetReset                 fpSetReset;
190*53ee8cc1Swenshuai.xi     IOCTL_DTMB_Set_QAM_SR               fpSet_QAM_SR;
191*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetActive                fpSetActive;
192*53ee8cc1Swenshuai.xi     #if DMD_DTMB_STR_EN
193*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetPowerState            fpSetPowerState;
194*53ee8cc1Swenshuai.xi     #endif
195*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetLock                  fpGetLock;
196*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetModulationMode        fpGetModulationMode;
197*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetSignalStrength        fpGetSignalStrength;
198*53ee8cc1Swenshuai.xi     IOCTL_DTMB_ReadFrequencyOffset      fpReadFrequencyOffset;
199*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetSignalQuality         fpGetSignalQuality;
200*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetPreLdpcBer            fpGetPreLdpcBer;
201*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetPreViterbiBer         fpGetPreViterbiBer;
202*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetPostViterbiBer        fpGetPostViterbiBer;
203*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetSNR                   fpGetSNR;
204*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetSerialControl         fpSetSerialControl;
205*53ee8cc1Swenshuai.xi     IOCTL_DTMB_IIC_BYPASS_MODE          fpIIC_BYPASS_MODE;
206*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SWITCH_SSPI_GPIO         fpSWITCH_SSPI_GPIO;
207*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GPIO_GET_LEVEL           fpGPIO_GET_LEVEL;
208*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GPIO_SET_LEVEL           fpGPIO_SET_LEVEL;
209*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GPIO_OUT_ENABLE          fpGPIO_OUT_ENABLE;
210*53ee8cc1Swenshuai.xi     IOCTL_DTMB_DoIQSwap                 fpDoIQSwap;
211*53ee8cc1Swenshuai.xi     IOCTL_DTMB_GetReg                   fpGetReg;
212*53ee8cc1Swenshuai.xi     IOCTL_DTMB_SetReg                   fpSetReg;
213*53ee8cc1Swenshuai.xi } DTMB_INSTANT_PRIVATE;
214*53ee8cc1Swenshuai.xi 
215*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
216*53ee8cc1Swenshuai.xi //  Global Variables
217*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
218*53ee8cc1Swenshuai.xi 
219*53ee8cc1Swenshuai.xi extern DMD_DTMB_ResData *psDMD_DTMB_ResData;
220*53ee8cc1Swenshuai.xi 
221*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
222*53ee8cc1Swenshuai.xi //  Local Variables
223*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
224*53ee8cc1Swenshuai.xi 
225*53ee8cc1Swenshuai.xi 
226*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
227*53ee8cc1Swenshuai.xi //  Debug Functions
228*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
229*53ee8cc1Swenshuai.xi 
230*53ee8cc1Swenshuai.xi 
231*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
232*53ee8cc1Swenshuai.xi //  Local Functions
233*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
234*53ee8cc1Swenshuai.xi 
235*53ee8cc1Swenshuai.xi 
236*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
237*53ee8cc1Swenshuai.xi //  Global Functions
238*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
239*53ee8cc1Swenshuai.xi 
DTMBOpen(void ** ppInstance,MS_U32 u32ModuleVersion,void * pAttribute)240*53ee8cc1Swenshuai.xi MS_U32 DTMBOpen(void** ppInstance, MS_U32 u32ModuleVersion, void* pAttribute)
241*53ee8cc1Swenshuai.xi {
242*53ee8cc1Swenshuai.xi     DTMB_INSTANT_PRIVATE *pDtmbPri = NULL;
243*53ee8cc1Swenshuai.xi     void *pDtmbPriVoid = NULL;
244*53ee8cc1Swenshuai.xi 
245*53ee8cc1Swenshuai.xi 	printf("\n[DTMB INFO] dtmb open");
246*53ee8cc1Swenshuai.xi 
247*53ee8cc1Swenshuai.xi     // instance is allocated here, also can allocate private for internal use, ex, BDMA_INSTANT_PRIVATE
248*53ee8cc1Swenshuai.xi     UtopiaInstanceCreate(sizeof(DTMB_INSTANT_PRIVATE), ppInstance);
249*53ee8cc1Swenshuai.xi     // setup func in private and assign the calling func in func ptr in instance private
250*53ee8cc1Swenshuai.xi     UtopiaInstanceGetPrivate(*ppInstance, &pDtmbPriVoid);
251*53ee8cc1Swenshuai.xi     pDtmbPri = (DTMB_INSTANT_PRIVATE*)pDtmbPriVoid;
252*53ee8cc1Swenshuai.xi 
253*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetDbgLevel         = _MDrv_DMD_DTMB_SetDbgLevel;
254*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetInfo             = _MDrv_DMD_DTMB_GetInfo;
255*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetLibVer           = _MDrv_DMD_DTMB_GetLibVer;
256*53ee8cc1Swenshuai.xi     pDtmbPri->fpInit                = _MDrv_DMD_DTMB_MD_Init;
257*53ee8cc1Swenshuai.xi     pDtmbPri->fpExit                = _MDrv_DMD_DTMB_MD_Exit;
258*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetConfig           = _MDrv_DMD_DTMB_MD_GetConfig;
259*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetConfig           = _MDrv_DMD_DTMB_MD_SetConfig;
260*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetReset            = _MDrv_DMD_DTMB_MD_SetReset;
261*53ee8cc1Swenshuai.xi     pDtmbPri->fpSet_QAM_SR          = _MDrv_DMD_DTMB_MD_Set_QAM_SR;
262*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetActive           = _MDrv_DMD_DTMB_MD_SetActive;
263*53ee8cc1Swenshuai.xi     #if DMD_DTMB_STR_EN
264*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetPowerState       = _MDrv_DMD_DTMB_MD_SetPowerState;
265*53ee8cc1Swenshuai.xi     #endif
266*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetLock             = _MDrv_DMD_DTMB_MD_GetLock;
267*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetModulationMode   = _MDrv_DMD_DTMB_MD_GetModulationMode;
268*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetSignalStrength   = _MDrv_DMD_DTMB_MD_GetSignalStrength;
269*53ee8cc1Swenshuai.xi     pDtmbPri->fpReadFrequencyOffset = _MDrv_DMD_DTMB_MD_ReadFrequencyOffset;
270*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetSignalQuality    = _MDrv_DMD_DTMB_MD_GetSignalQuality;
271*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetPreLdpcBer       = _MDrv_DMD_DTMB_MD_GetPreLdpcBer;
272*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetPreViterbiBer    = _MDrv_DMD_DTMB_MD_GetPreViterbiBer;
273*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetPostViterbiBer   = _MDrv_DMD_DTMB_MD_GetPostViterbiBer;
274*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetSNR              = _MDrv_DMD_DTMB_MD_GetSNR;
275*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetSerialControl    = _MDrv_DMD_DTMB_MD_SetSerialControl;
276*53ee8cc1Swenshuai.xi     pDtmbPri->fpIIC_BYPASS_MODE     = _MDrv_DMD_DTMB_MD_IIC_BYPASS_MODE;
277*53ee8cc1Swenshuai.xi     pDtmbPri->fpSWITCH_SSPI_GPIO    = _MDrv_DMD_DTMB_MD_SWITCH_SSPI_GPIO;
278*53ee8cc1Swenshuai.xi     pDtmbPri->fpGPIO_GET_LEVEL      = _MDrv_DMD_DTMB_MD_GPIO_GET_LEVEL;
279*53ee8cc1Swenshuai.xi     pDtmbPri->fpGPIO_SET_LEVEL      = _MDrv_DMD_DTMB_MD_GPIO_SET_LEVEL;
280*53ee8cc1Swenshuai.xi     pDtmbPri->fpGPIO_OUT_ENABLE     = _MDrv_DMD_DTMB_MD_GPIO_OUT_ENABLE;
281*53ee8cc1Swenshuai.xi     pDtmbPri->fpDoIQSwap            = _MDrv_DMD_DTMB_MD_DoIQSwap;
282*53ee8cc1Swenshuai.xi     pDtmbPri->fpGetReg              = _MDrv_DMD_DTMB_MD_GetReg;
283*53ee8cc1Swenshuai.xi     pDtmbPri->fpSetReg              = _MDrv_DMD_DTMB_MD_SetReg;
284*53ee8cc1Swenshuai.xi 
285*53ee8cc1Swenshuai.xi 	return UTOPIA_STATUS_SUCCESS;
286*53ee8cc1Swenshuai.xi }
287*53ee8cc1Swenshuai.xi 
288*53ee8cc1Swenshuai.xi #if DMD_DTMB_STR_EN
DTMBStr(MS_U32 u32PowerState,void * pModule)289*53ee8cc1Swenshuai.xi MS_U32 DTMBStr(MS_U32 u32PowerState, void* pModule)
290*53ee8cc1Swenshuai.xi {
291*53ee8cc1Swenshuai.xi     void* pResource = NULL;
292*53ee8cc1Swenshuai.xi 	DTMB_RESOURCE_PRIVATE* psDTMBResPri = NULL;
293*53ee8cc1Swenshuai.xi 
294*53ee8cc1Swenshuai.xi 	MS_U32 i = 0;
295*53ee8cc1Swenshuai.xi 	MS_U32 u32Ret = FALSE;
296*53ee8cc1Swenshuai.xi 
297*53ee8cc1Swenshuai.xi 	if (UtopiaResourceObtain(pModule, DTMB_POOL_ID_DMD0, &pResource) != 0)
298*53ee8cc1Swenshuai.xi     {
299*53ee8cc1Swenshuai.xi         printf("UtopiaResourceObtainToInstant fail\n");
300*53ee8cc1Swenshuai.xi 	    return UTOPIA_STATUS_ERR_RESOURCE;
301*53ee8cc1Swenshuai.xi     }
302*53ee8cc1Swenshuai.xi 
303*53ee8cc1Swenshuai.xi     if (UtopiaResourceGetPrivate(pResource, (void*)&psDTMBResPri) != 0)
304*53ee8cc1Swenshuai.xi     {
305*53ee8cc1Swenshuai.xi         printf("UtopiaResourceGetPrivate fail\n");
306*53ee8cc1Swenshuai.xi         return UTOPIA_STATUS_FAIL;
307*53ee8cc1Swenshuai.xi     }
308*53ee8cc1Swenshuai.xi 
309*53ee8cc1Swenshuai.xi     psDMD_DTMB_ResData = ((PDTMB_RESOURCE_PRIVATE)psDTMBResPri)->sDMD_DTMB_ResData;
310*53ee8cc1Swenshuai.xi 
311*53ee8cc1Swenshuai.xi     do
312*53ee8cc1Swenshuai.xi     {
313*53ee8cc1Swenshuai.xi         u32Ret = _MDrv_DMD_DTMB_MD_SetPowerState(i++, u32PowerState);
314*53ee8cc1Swenshuai.xi     } while (i < DMD_DTMB_MAX_DEMOD_NUM && u32Ret);
315*53ee8cc1Swenshuai.xi 
316*53ee8cc1Swenshuai.xi     UtopiaResourceRelease(pResource);
317*53ee8cc1Swenshuai.xi 
318*53ee8cc1Swenshuai.xi     return (u32Ret ? UTOPIA_STATUS_SUCCESS : UTOPIA_STATUS_FAIL);
319*53ee8cc1Swenshuai.xi }
320*53ee8cc1Swenshuai.xi #endif
321*53ee8cc1Swenshuai.xi 
DTMBIoctl(void * pInstance,MS_U32 u32Cmd,void * pArgs)322*53ee8cc1Swenshuai.xi MS_U32 DTMBIoctl(void* pInstance, MS_U32 u32Cmd, void* pArgs)
323*53ee8cc1Swenshuai.xi {
324*53ee8cc1Swenshuai.xi     void* pModule = NULL;
325*53ee8cc1Swenshuai.xi 	UtopiaInstanceGetModule(pInstance, &pModule);
326*53ee8cc1Swenshuai.xi 	void* pResource = NULL;
327*53ee8cc1Swenshuai.xi 	DTMB_RESOURCE_PRIVATE* psDTMBResPri = NULL;
328*53ee8cc1Swenshuai.xi     DTMB_INSTANT_PRIVATE* psDTMBInstPri = NULL;
329*53ee8cc1Swenshuai.xi     void* psDTMBInstPriVoid = NULL;
330*53ee8cc1Swenshuai.xi 	UtopiaInstanceGetPrivate(pInstance, (void**)&psDTMBInstPriVoid);
331*53ee8cc1Swenshuai.xi     psDTMBInstPri = (DTMB_INSTANT_PRIVATE*)psDTMBInstPriVoid;
332*53ee8cc1Swenshuai.xi 
333*53ee8cc1Swenshuai.xi     MS_U32 u32Ret = FALSE;
334*53ee8cc1Swenshuai.xi 
335*53ee8cc1Swenshuai.xi     if (UtopiaResourceObtain(pModule, DTMB_POOL_ID_DMD0, &pResource) != 0)
336*53ee8cc1Swenshuai.xi     {
337*53ee8cc1Swenshuai.xi         printf("UtopiaResourceObtainToInstant fail\n");
338*53ee8cc1Swenshuai.xi 	    return UTOPIA_STATUS_ERR_RESOURCE;
339*53ee8cc1Swenshuai.xi     }
340*53ee8cc1Swenshuai.xi 
341*53ee8cc1Swenshuai.xi     if (UtopiaResourceGetPrivate(pResource, (void*)&psDTMBResPri) != 0)
342*53ee8cc1Swenshuai.xi     {
343*53ee8cc1Swenshuai.xi         printf("UtopiaResourceGetPrivate fail\n");
344*53ee8cc1Swenshuai.xi         return UTOPIA_STATUS_FAIL;
345*53ee8cc1Swenshuai.xi     }
346*53ee8cc1Swenshuai.xi 
347*53ee8cc1Swenshuai.xi     psDMD_DTMB_ResData = ((PDTMB_RESOURCE_PRIVATE)psDTMBResPri)->sDMD_DTMB_ResData;
348*53ee8cc1Swenshuai.xi 
349*53ee8cc1Swenshuai.xi     switch (u32Cmd)
350*53ee8cc1Swenshuai.xi     {
351*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetDbgLevel:
352*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_SetDbgLevel\n"));
353*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetDbgLevel(((PDTMB_DBG_LEVEL_PARAM)pArgs)->u8DbgLevel);
354*53ee8cc1Swenshuai.xi             break;
355*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetInfo:
356*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_GetInfo\n"));
357*53ee8cc1Swenshuai.xi             ((PDTMB_GET_INFO_PARAM)pArgs)->pInfo = psDTMBInstPri->fpGetInfo();
358*53ee8cc1Swenshuai.xi             u32Ret = TRUE;
359*53ee8cc1Swenshuai.xi             break;
360*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetLibVer:
361*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_GetLibVer\n"));
362*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetLibVer(((PDTMB_GET_LIB_VER_PARAM)pArgs)->ppVersion);
363*53ee8cc1Swenshuai.xi             break;
364*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_Init:
365*53ee8cc1Swenshuai.xi             ((PDTMB_INIT_PARAM)pArgs)->id = 0;
366*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_Init:
367*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_Init\n"));
368*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpInit(((PDTMB_INIT_PARAM)pArgs)->id, ((PDTMB_INIT_PARAM)pArgs)->pDMD_DTMB_InitData, ((PDTMB_INIT_PARAM)pArgs)->u32InitDataLen);
369*53ee8cc1Swenshuai.xi             break;
370*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_Exit:
371*53ee8cc1Swenshuai.xi             ((PDTMB_ID_PARAM)pArgs)->id = 0;
372*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_Exit:
373*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_Exit\n"));
374*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpExit(((PDTMB_ID_PARAM)pArgs)->id);
375*53ee8cc1Swenshuai.xi             break;
376*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetConfig:
377*53ee8cc1Swenshuai.xi             ((PDTMB_INIT_PARAM)pArgs)->id = 0;
378*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetConfig:
379*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetConfig\n"));
380*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetConfig(((PDTMB_INIT_PARAM)pArgs)->id, ((PDTMB_INIT_PARAM)pArgs)->pDMD_DTMB_InitData);
381*53ee8cc1Swenshuai.xi             break;
382*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetConfig:
383*53ee8cc1Swenshuai.xi             ((PDTMB_SET_CONFIG_PARAM)pArgs)->id = 0;
384*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SetConfig:
385*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SetConfig\n"));
386*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetConfig(((PDTMB_SET_CONFIG_PARAM)pArgs)->id, ((PDTMB_SET_CONFIG_PARAM)pArgs)->eType, ((PDTMB_SET_CONFIG_PARAM)pArgs)->bEnable);
387*53ee8cc1Swenshuai.xi             break;
388*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetReset:
389*53ee8cc1Swenshuai.xi             ((PDTMB_ID_PARAM)pArgs)->id = 0;
390*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SetReset:
391*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SetReset\n"));
392*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetReset(((PDTMB_ID_PARAM)pArgs)->id);
393*53ee8cc1Swenshuai.xi             break;
394*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_Set_QAM_SR:
395*53ee8cc1Swenshuai.xi             ((PDTMB_SET_QAM_SR_PARAM)pArgs)->id = 0;
396*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_Set_QAM_SR:
397*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_Set_QAM_SR\n"));
398*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSet_QAM_SR(((PDTMB_SET_QAM_SR_PARAM)pArgs)->id, ((PDTMB_SET_QAM_SR_PARAM)pArgs)->eType, ((PDTMB_SET_QAM_SR_PARAM)pArgs)->symbol_rate);
399*53ee8cc1Swenshuai.xi             break;
400*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetActive:
401*53ee8cc1Swenshuai.xi             ((PDTMB_SET_ACTIVE_PARAM)pArgs)->id = 0;
402*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SetActive:
403*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SetActive\n"));
404*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetActive(((PDTMB_SET_ACTIVE_PARAM)pArgs)->id, ((PDTMB_SET_ACTIVE_PARAM)pArgs)->bEnable);
405*53ee8cc1Swenshuai.xi             break;
406*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetPowerState:
407*53ee8cc1Swenshuai.xi             ((PDTMB_SET_POWER_STATE_PARAM)pArgs)->id = 0;
408*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SetPowerState:
409*53ee8cc1Swenshuai.xi             #if DMD_DTMB_STR_EN
410*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SetPowerState\n"));
411*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetPowerState(((PDTMB_SET_POWER_STATE_PARAM)pArgs)->id, ((PDTMB_SET_POWER_STATE_PARAM)pArgs)->u16PowerState);
412*53ee8cc1Swenshuai.xi             #else
413*53ee8cc1Swenshuai.xi             printf("DTMBIoctl - Don't support MDrv_DMD_DTMB_MD_SetPowerState\n");
414*53ee8cc1Swenshuai.xi             #endif
415*53ee8cc1Swenshuai.xi             break;
416*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetLock:
417*53ee8cc1Swenshuai.xi             ((PDTMB_GET_LOCK_PARAM)pArgs)->id = 0;
418*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetLock:
419*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetLock\n"));
420*53ee8cc1Swenshuai.xi             ((PDTMB_GET_LOCK_PARAM)pArgs)->status = psDTMBInstPri->fpGetLock(((PDTMB_GET_LOCK_PARAM)pArgs)->id, ((PDTMB_GET_LOCK_PARAM)pArgs)->eType);
421*53ee8cc1Swenshuai.xi             u32Ret = TRUE;
422*53ee8cc1Swenshuai.xi             break;
423*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetModulationMode:
424*53ee8cc1Swenshuai.xi             ((PDTMB_GET_MODULATION_MODE_PARAM)pArgs)->id = 0;
425*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetModulationMode:
426*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetModulationMode\n"));
427*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetModulationMode(((PDTMB_GET_MODULATION_MODE_PARAM)pArgs)->id, &(((PDTMB_GET_MODULATION_MODE_PARAM)pArgs)->info));
428*53ee8cc1Swenshuai.xi             break;
429*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetSignalStrength:
430*53ee8cc1Swenshuai.xi             ((PDTMB_GET_SIGNAL_STRENGTH_PARAM)pArgs)->id = 0;
431*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetSignalStrength:
432*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetSignalStrength\n"));
433*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetSignalStrength(((PDTMB_GET_SIGNAL_STRENGTH_PARAM)pArgs)->id, &(((PDTMB_GET_SIGNAL_STRENGTH_PARAM)pArgs)->u16Strength));
434*53ee8cc1Swenshuai.xi             break;
435*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_ReadFrequencyOffset:
436*53ee8cc1Swenshuai.xi             ((PDTMB_READ_FREQ_OFFSET_PARAM)pArgs)->id = 0;
437*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_ReadFrequencyOffset:
438*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_ReadFrequencyOffset\n"));
439*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpReadFrequencyOffset(((PDTMB_READ_FREQ_OFFSET_PARAM)pArgs)->id, &(((PDTMB_READ_FREQ_OFFSET_PARAM)pArgs)->cfo));
440*53ee8cc1Swenshuai.xi             break;
441*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetSignalQuality:
442*53ee8cc1Swenshuai.xi             ((PDTMB_GET_SIGNAL_QUALITY_PARAM)pArgs)->id = 0;
443*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetSignalQuality:
444*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetSignalQuality\n"));
445*53ee8cc1Swenshuai.xi             ((PDTMB_GET_SIGNAL_QUALITY_PARAM)pArgs)->u8Percentage = psDTMBInstPri->fpGetSignalQuality(((PDTMB_GET_SIGNAL_QUALITY_PARAM)pArgs)->id);
446*53ee8cc1Swenshuai.xi             u32Ret = TRUE;
447*53ee8cc1Swenshuai.xi             break;
448*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetPreLdpcBer:
449*53ee8cc1Swenshuai.xi             ((PDTMB_GET_BER_PARAM)pArgs)->id = 0;
450*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetPreLdpcBer:
451*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetPreLdpcBer\n"));
452*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetPreLdpcBer(((PDTMB_GET_BER_PARAM)pArgs)->id, &(((PDTMB_GET_BER_PARAM)pArgs)->ber));
453*53ee8cc1Swenshuai.xi             break;
454*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetPreViterbiBer:
455*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetPreViterbiBer:
456*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetPreViterbiBer\n"));
457*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetPreViterbiBer(((PDTMB_GET_BER_PARAM)pArgs)->id, &(((PDTMB_GET_BER_PARAM)pArgs)->ber));
458*53ee8cc1Swenshuai.xi             break;
459*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetPostViterbiBer:
460*53ee8cc1Swenshuai.xi             ((PDTMB_GET_BER_PARAM)pArgs)->id = 0;
461*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetPostViterbiBer:
462*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetPostViterbiBer\n"));
463*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetPostViterbiBer(((PDTMB_GET_BER_PARAM)pArgs)->id, &(((PDTMB_GET_BER_PARAM)pArgs)->ber));
464*53ee8cc1Swenshuai.xi             break;
465*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetSNR:
466*53ee8cc1Swenshuai.xi             ((PDTMB_GET_SNR_PARAM)pArgs)->id = 0;
467*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetSNR:
468*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetSNR\n"));
469*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetSNR(((PDTMB_GET_SNR_PARAM)pArgs)->id, &(((PDTMB_GET_SNR_PARAM)pArgs)->snr));
470*53ee8cc1Swenshuai.xi             break;
471*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetSerialControl:
472*53ee8cc1Swenshuai.xi             ((PDTMB_SET_SERIAL_CONTROL_PARAM)pArgs)->id = 0;
473*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SetSerialControl:
474*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SetSerialControl\n"));
475*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetSerialControl(((PDTMB_SET_SERIAL_CONTROL_PARAM)pArgs)->id, ((PDTMB_SET_SERIAL_CONTROL_PARAM)pArgs)->u8TsConfigData);
476*53ee8cc1Swenshuai.xi             break;
477*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_IIC_BYPASS_MODE:
478*53ee8cc1Swenshuai.xi             ((PDTMB_IIC_BYPASS_MODE_PARAM)pArgs)->id = 0;
479*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_IIC_BYPASS_MODE:
480*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_IIC_BYPASS_MODE\n"));
481*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpIIC_BYPASS_MODE(((PDTMB_IIC_BYPASS_MODE_PARAM)pArgs)->id, ((PDTMB_IIC_BYPASS_MODE_PARAM)pArgs)->bEnable);
482*53ee8cc1Swenshuai.xi             break;
483*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SWITCH_SSPI_GPIO:
484*53ee8cc1Swenshuai.xi             ((PDTMB_SWITCH_SSPI_GPIO_PARAM)pArgs)->id = 0;
485*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SWITCH_SSPI_GPIO:
486*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SWITCH_SSPI_GPIO\n"));
487*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSWITCH_SSPI_GPIO(((PDTMB_SWITCH_SSPI_GPIO_PARAM)pArgs)->id, ((PDTMB_SWITCH_SSPI_GPIO_PARAM)pArgs)->bEnable);
488*53ee8cc1Swenshuai.xi             break;
489*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GPIO_GET_LEVEL:
490*53ee8cc1Swenshuai.xi             ((PDTMB_GPIO_LEVEL_PARAM)pArgs)->id = 0;
491*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GPIO_GET_LEVEL:
492*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GPIO_GET_LEVEL\n"));
493*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGPIO_GET_LEVEL(((PDTMB_GPIO_LEVEL_PARAM)pArgs)->id, ((PDTMB_GPIO_LEVEL_PARAM)pArgs)->u8Pin, &(((PDTMB_GPIO_LEVEL_PARAM)pArgs)->bLevel));
494*53ee8cc1Swenshuai.xi             break;
495*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GPIO_SET_LEVEL:
496*53ee8cc1Swenshuai.xi             ((PDTMB_GPIO_LEVEL_PARAM)pArgs)->id = 0;
497*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GPIO_SET_LEVEL:
498*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GPIO_SET_LEVEL\n"));
499*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGPIO_SET_LEVEL(((PDTMB_GPIO_LEVEL_PARAM)pArgs)->id, ((PDTMB_GPIO_LEVEL_PARAM)pArgs)->u8Pin, ((PDTMB_GPIO_LEVEL_PARAM)pArgs)->bLevel);
500*53ee8cc1Swenshuai.xi             break;
501*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GPIO_OUT_ENABLE:
502*53ee8cc1Swenshuai.xi             ((PDTMB_GPIO_OUT_ENABLE_PARAM)pArgs)->id = 0;
503*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GPIO_OUT_ENABLE:
504*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GPIO_OUT_ENABLE\n"));
505*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGPIO_OUT_ENABLE(((PDTMB_GPIO_OUT_ENABLE_PARAM)pArgs)->id, ((PDTMB_GPIO_OUT_ENABLE_PARAM)pArgs)->u8Pin, ((PDTMB_GPIO_OUT_ENABLE_PARAM)pArgs)->bEnableOut);
506*53ee8cc1Swenshuai.xi             break;
507*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_DoIQSwap:
508*53ee8cc1Swenshuai.xi             ((PDTMB_DO_IQSWAP_PARAM)pArgs)->id = 0;
509*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_DoIQSwap:
510*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_DoIQSwap\n"));
511*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpDoIQSwap(((PDTMB_DO_IQSWAP_PARAM)pArgs)->id, ((PDTMB_DO_IQSWAP_PARAM)pArgs)->bIsQPad);
512*53ee8cc1Swenshuai.xi             break;
513*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_GetReg:
514*53ee8cc1Swenshuai.xi             ((PDTMB_REG_PARAM)pArgs)->id = 0;
515*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_GetReg:
516*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_GetReg\n"));
517*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpGetReg(((PDTMB_REG_PARAM)pArgs)->id, ((PDTMB_REG_PARAM)pArgs)->u16Addr, &(((PDTMB_REG_PARAM)pArgs)->u8Data));
518*53ee8cc1Swenshuai.xi             break;
519*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_SetReg:
520*53ee8cc1Swenshuai.xi             ((PDTMB_REG_PARAM)pArgs)->id = 0;
521*53ee8cc1Swenshuai.xi         case DMD_DTMB_DRV_CMD_MD_SetReg:
522*53ee8cc1Swenshuai.xi             DMD_DBG(printf("DTMBIoctl - MDrv_DMD_DTMB_MD_SetReg\n"));
523*53ee8cc1Swenshuai.xi             u32Ret = psDTMBInstPri->fpSetReg(((PDTMB_REG_PARAM)pArgs)->id, ((PDTMB_REG_PARAM)pArgs)->u16Addr, ((PDTMB_REG_PARAM)pArgs)->u8Data);
524*53ee8cc1Swenshuai.xi             break;
525*53ee8cc1Swenshuai.xi         default:
526*53ee8cc1Swenshuai.xi             break;
527*53ee8cc1Swenshuai.xi     }
528*53ee8cc1Swenshuai.xi 
529*53ee8cc1Swenshuai.xi     UtopiaResourceRelease(pResource);
530*53ee8cc1Swenshuai.xi 
531*53ee8cc1Swenshuai.xi     return (u32Ret ? UTOPIA_STATUS_SUCCESS : UTOPIA_STATUS_FAIL);
532*53ee8cc1Swenshuai.xi }
533*53ee8cc1Swenshuai.xi 
DTMBClose(void * pInstance)534*53ee8cc1Swenshuai.xi MS_U32 DTMBClose(void* pInstance)
535*53ee8cc1Swenshuai.xi {
536*53ee8cc1Swenshuai.xi     UtopiaInstanceDelete(pInstance);
537*53ee8cc1Swenshuai.xi 
538*53ee8cc1Swenshuai.xi 	return UTOPIA_STATUS_SUCCESS;
539*53ee8cc1Swenshuai.xi }
540*53ee8cc1Swenshuai.xi 
DTMBRegisterToUtopia(FUtopiaOpen ModuleType)541*53ee8cc1Swenshuai.xi void DTMBRegisterToUtopia(FUtopiaOpen ModuleType)
542*53ee8cc1Swenshuai.xi {
543*53ee8cc1Swenshuai.xi     // 1. deal with module
544*53ee8cc1Swenshuai.xi     void* pUtopiaModule = NULL;
545*53ee8cc1Swenshuai.xi 	UtopiaModuleCreate(MODULE_DTMB, 8, &pUtopiaModule);
546*53ee8cc1Swenshuai.xi     UtopiaModuleRegister(pUtopiaModule);
547*53ee8cc1Swenshuai.xi     // register func for module, after register here, then ap call UtopiaOpen/UtopiaIoctl/UtopiaClose can call to these registered standard func
548*53ee8cc1Swenshuai.xi     UtopiaModuleSetupFunctionPtr(pUtopiaModule, (FUtopiaOpen)DTMBOpen, (FUtopiaClose)DTMBClose, (FUtopiaIOctl)DTMBIoctl);
549*53ee8cc1Swenshuai.xi     // register func for module, after register here, then ap call UtopiaSTR can call to registered standard func
550*53ee8cc1Swenshuai.xi     #if DMD_DTMB_STR_EN
551*53ee8cc1Swenshuai.xi     UtopiaModuleSetupSTRFunctionPtr(pUtopiaModule, (FUtopiaSTR)DTMBStr);
552*53ee8cc1Swenshuai.xi     #endif
553*53ee8cc1Swenshuai.xi 
554*53ee8cc1Swenshuai.xi     // 2. deal with resource
555*53ee8cc1Swenshuai.xi     void* psResource = NULL;
556*53ee8cc1Swenshuai.xi     // start func to add res, call once will create 2 access in resource. Also can declare BDMA_POOL_ID_BDMA1 for another channel depend on driver owner.
557*53ee8cc1Swenshuai.xi 	UtopiaModuleAddResourceStart(pUtopiaModule, DTMB_POOL_ID_DMD0);
558*53ee8cc1Swenshuai.xi     // resource can alloc private for internal use, ex, BDMA_RESOURCE_PRIVATE
559*53ee8cc1Swenshuai.xi     UtopiaResourceCreate("dtmb0", sizeof(DTMB_RESOURCE_PRIVATE), &psResource);
560*53ee8cc1Swenshuai.xi     // func to reg res
561*53ee8cc1Swenshuai.xi     UtopiaResourceRegister(pUtopiaModule, psResource, DTMB_POOL_ID_DMD0);
562*53ee8cc1Swenshuai.xi     // end function to add res
563*53ee8cc1Swenshuai.xi 	UtopiaModuleAddResourceEnd(pUtopiaModule, DTMB_POOL_ID_DMD0);
564*53ee8cc1Swenshuai.xi }
565*53ee8cc1Swenshuai.xi 
566*53ee8cc1Swenshuai.xi #endif // #ifdef UTPA2
567