xref: /rk3399_ARM-atf/plat/nvidia/tegra/platform.mk (revision 018b84803d3766c0733e50dc514d5f4ffce77cca)
1#
2# Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are met:
6#
7# Redistributions of source code must retain the above copyright notice, this
8# list of conditions and the following disclaimer.
9#
10# Redistributions in binary form must reproduce the above copyright notice,
11# this list of conditions and the following disclaimer in the documentation
12# and/or other materials provided with the distribution.
13#
14# Neither the name of ARM nor the names of its contributors may be used
15# to endorse or promote products derived from this software without specific
16# prior written permission.
17#
18# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
22# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28# POSSIBILITY OF SUCH DAMAGE.
29#
30
31SOC_DIR			:=	plat/nvidia/tegra/soc/${TARGET_SOC}
32
33# Enable PSCI v1.0 extended state ID format
34PSCI_EXTENDED_STATE_ID	:=	1
35
36# Disable the PSCI platform compatibility layer
37ENABLE_PLAT_COMPAT	:=	0
38
39# Disable cache non-temporal hint for A57
40A57_DISABLE_NON_TEMPORAL_HINT		:= 0
41$(eval $(call add_define,A57_DISABLE_NON_TEMPORAL_HINT))
42
43# Disable cache non-temporal hint for A53
44A53_DISABLE_NON_TEMPORAL_HINT		:= 0
45$(eval $(call add_define,A53_DISABLE_NON_TEMPORAL_HINT))
46
47include plat/nvidia/tegra/common/tegra_common.mk
48include ${SOC_DIR}/platform_${TARGET_SOC}.mk
49
50# modify BUILD_PLAT to point to SoC specific build directory
51BUILD_PLAT	:=	${BUILD_BASE}/${PLAT}/${TARGET_SOC}/${BUILD_TYPE}
52