Home
last modified time | relevance | path

Searched refs:VD_STATUS_RDY (Results 1 – 5 of 5) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vd/drv/avd/
H A DAVD.c154 #undef VD_STATUS_RDY
155 #define VD_STATUS_RDY (BIT(8)) macro
2090 if ( (HAL_AVD_AFEC_GetStatus() & (VD_HSYNC_LOCKED | VD_STATUS_RDY | VD_COLOR_LOCKED)) in Drv_AVD_SetRegFromDSP()
2091 == (VD_HSYNC_LOCKED | VD_STATUS_RDY) ) in Drv_AVD_SetRegFromDSP()
2150 if ( IS_BITS_SET(u16Status, VD_HSYNC_LOCKED|VD_SYNC_LOCKED|VD_STATUS_RDY) ) in Drv_AVD_SetRegFromDSP()
2494 pResource->_u16CurVDStatus= VD_FSC_4433 | VD_STATUS_RDY; in Drv_AVD_SetVideoStandard()
2508 pResource->_u16CurVDStatus= VD_PAL_SWITCH | VD_FSC_4433 | VD_STATUS_RDY; in Drv_AVD_SetVideoStandard()
2537 pResource->_u16CurVDStatus = (VD_VSYNC_50HZ | VD_FSC_4285 | VD_STATUS_RDY); in Drv_AVD_SetVideoStandard()
2552 pResource->_u16CurVDStatus = (VD_PAL_SWITCH | VD_FSC_3575 | VD_STATUS_RDY); in Drv_AVD_SetVideoStandard()
2567 pResource->_u16CurVDStatus = (VD_VSYNC_50HZ | VD_PAL_SWITCH | VD_FSC_3582 | VD_STATUS_RDY); in Drv_AVD_SetVideoStandard()
[all …]
H A DdrvAVD_v2.h154 #define VD_STATUS_RDY (BIT_(0))
166 …_MODE_STANDARD_MASK (VD_VSYNC_50HZ | VD_PAL_SWITCH | VD_FSC_TYPE | VD_STATUS_RDY)
/utopia/UTPA2-700.0.x/projects/tmplib/include/
H A DdrvAVD.h205 #define VD_STATUS_RDY (BIT_(0)) macro
217 …_MODE_STANDARD_MASK (VD_VSYNC_50HZ | VD_PAL_SWITCH | VD_FSC_TYPE | VD_STATUS_RDY)
/utopia/UTPA2-700.0.x/mxlib/include/
H A DdrvAVD.h205 #define VD_STATUS_RDY (BIT_(0)) macro
217 …_MODE_STANDARD_MASK (VD_VSYNC_50HZ | VD_PAL_SWITCH | VD_FSC_TYPE | VD_STATUS_RDY)
/utopia/UTPA2-700.0.x/projects/build/
H A Dpreprocess.txt41739 #define VD_STATUS_RDY (BIT_(0))
41751 #define VD_MODE_STANDARD_MASK (VD_VSYNC_50HZ | VD_PAL_SWITCH | VD_FSC_TYPE | VD_STATUS_RDY)