Home
last modified time | relevance | path

Searched refs:TSIO0_TX_ACPU_ST (Results 1 – 4 of 4) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsio/
H A DhalTSIO.c1304 _REG16_SET(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData()
1306 _REG16_CLR(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData()
1321 _REG16_SET(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData_FastEnable()
1326 _REG16_CLR(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData_FastEnable()
H A DregTSIO.h278 #define TSIO0_TX_ACPU_ST 0x0001 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsio/
H A DhalTSIO.c1304 _REG16_SET(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData()
1306 _REG16_CLR(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData()
1321 _REG16_SET(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData_FastEnable()
1326 _REG16_CLR(&(_TSIOCtrl0->TX_CC_CNTRL2),TSIO0_TX_ACPU_ST); in HAL_TSIO_CC_TxWriteData_FastEnable()
H A DregTSIO.h278 #define TSIO0_TX_ACPU_ST 0x0001 macro