Home
last modified time | relevance | path

Searched refs:REG_SC_BK03_03_L (Results 1 – 25 of 100) sorted by relevance

1234

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_ip.c899 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
904 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
918 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)) ); in Hal_SC_ip_set_image_wrap()
931 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3)) ); in Hal_SC_ip_set_input_sync_reference_edge()
944 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
959 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_ip.c899 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
904 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
918 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)) ); in Hal_SC_ip_set_image_wrap()
931 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3)) ); in Hal_SC_ip_set_input_sync_reference_edge()
944 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
959 SC_W2BYTEMSK(0, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_ip.c849 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
854 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
870 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
885 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
900 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
919 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_ip.c986 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
991 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1007 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1022 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1037 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1058 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2494 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2693 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_ip.c1033 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
1038 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1054 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1069 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1084 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1105 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2364 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2533 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_ip.c986 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
991 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1007 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1022 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1037 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1058 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2486 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2679 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_ip.c986 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
991 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1007 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1022 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1037 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1058 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2486 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2679 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_ip.c990 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
995 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1011 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1026 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1041 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1062 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2380 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2573 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_ip.c849 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
854 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
870 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
885 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
900 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
919 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_ip.c849 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
854 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
870 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
885 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
900 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
919 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_ip.c989 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
994 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1010 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1025 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1040 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1061 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2364 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2527 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_ip.c849 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
854 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
870 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
885 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
900 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
919 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_ip.c990 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
995 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1011 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1026 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1041 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1062 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2486 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2656 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_ip.c989 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
994 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1010 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1025 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1040 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1061 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2364 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2527 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_ip.c986 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(11), BIT(11)); in hal_ip_set_input_10bit()
991 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, BIT(10), (BIT(11)|BIT(10)) ); in hal_ip_set_input_10bit()
1007 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bVEnable<<1)|bHEnable), (BIT(1)|BIT(0)… in Hal_SC_ip_set_image_wrap()
1022 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, ((bHRef<<4)|(bVRef<<3)), (BIT(4)|BIT(3))… in Hal_SC_ip_set_input_sync_reference_edge()
1037 SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, bDelay<<5, BIT(5) ); in Hal_SC_ip_set_input_vsync_delay()
1058 …SC_W2BYTEMSK( psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, (BIT(7)|(bEnable<<6)), (BIT(7)|BIT(6)) ); in Hal_SC_ip_set_de_only_mode()
H A Dmhal_adc.c2486 …hal_ADC._stAutoAdcSetting.u16SC_BK1_03 = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L); in Hal_ADC_auto_adc_backup()
2685 …SC_W2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK03_03_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSett… in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/include/
H A DKano_Sub.c100 { PQ_MAP_REG(REG_SC_BK03_03_L), 0xFF, 0x90 },//Same mark

1234