Home
last modified time | relevance | path

Searched refs:REG_SC_BK00_0A_L (Results 1 – 25 of 67) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_ip.c1693 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1695 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1697 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1700 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1702 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1704 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1707 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1709 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1711 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1715 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_ip.c1693 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1695 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1697 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1700 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1702 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1704 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1707 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1709 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1711 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1715 SC_W2BYTEMSK(0,REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_ip.c1938 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1940 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1942 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1945 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1947 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1949 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1952 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1954 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1956 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1960 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_ip.c2002 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2006 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2009 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2011 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2013 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2016 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2018 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2020 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2024 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_ip.c2019 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2021 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2023 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2026 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2028 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2030 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2033 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2035 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2037 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2041 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_ip.c2002 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2006 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2009 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2011 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2013 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2016 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2018 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2020 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2024 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_ip.c2002 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2006 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2009 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2011 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2013 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2016 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2018 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2020 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2024 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_ip.c2004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2006 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2008 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2011 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2013 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2015 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2018 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2020 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2022 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2026 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_ip.c1937 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1939 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1941 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1944 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1946 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1948 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1951 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1953 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1955 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1959 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_ip.c1937 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1939 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1941 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1944 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1946 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1948 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1951 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1953 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1955 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1959 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_ip.c1975 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1977 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1979 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1982 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1984 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1986 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1989 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1991 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1993 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1997 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_ip.c1937 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1939 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1941 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1944 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1946 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1948 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1951 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1953 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1955 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1959 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_ip.c2004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2006 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2008 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2011 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2013 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2015 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2018 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2020 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2022 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2026 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_ip.c1975 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1977 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1979 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1982 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1984 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1986 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1989 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
1991 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
1993 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
1997 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_ip.c2002 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2004 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2006 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2009 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2011 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2013 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2016 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0xA0, 0xA0); in HAL_SC_ip_sel_for_gop()
2018 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(12), BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
2020 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, BIT(13), BIT(13)); // mux 1 in HAL_SC_ip_sel_for_gop()
2024 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK00_0A_L, 0, BIT(12)); // mux 0 in HAL_SC_ip_sel_for_gop()
[all …]
/utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/
H A Dhwreg_wble.h129 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/
H A Dhwreg_ace.h129 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A Dhwreg_dlc.h131 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/
H A Dhwreg_ace.h129 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A Dhwreg_dlc.h131 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/
H A Dhwreg_wble.h129 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A Dhwreg_dlc.h131 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/
H A Dhwreg_ace.h129 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A Dhwreg_dlc.h131 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h129 #define REG_SC_BK00_0A_L _PK_L_(0x00, 0x0A) macro

123