Home
last modified time | relevance | path

Searched refs:REG_HWI2C_DMA_CTL_PM (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/hwi2c/hal/kano/hwi2c/
H A DhalHWI2C.c743 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RETRIG, TRU…
763 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_TXNOSTOP, b… in HAL_HWI2C_DMA_SetTxfrStop()
800 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RDWTCMD, bR… in HAL_HWI2C_DMA_SetRdWrt()
821 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_MIUCHSEL, b… in HAL_HWI2C_DMA_SetMiuChannel()
H A DregHWI2C.h299 #define REG_HWI2C_DMA_CTL_PM (HWI2C_REG_BASE_PM+0x23*2) macro
/utopia/UTPA2-700.0.x/modules/hwi2c/hal/curry/hwi2c/
H A DhalHWI2C.c743 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RETRIG, TRU…
763 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_TXNOSTOP, b… in HAL_HWI2C_DMA_SetTxfrStop()
800 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RDWTCMD, bR… in HAL_HWI2C_DMA_SetRdWrt()
821 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_MIUCHSEL, b… in HAL_HWI2C_DMA_SetMiuChannel()
H A DregHWI2C.h299 #define REG_HWI2C_DMA_CTL_PM (HWI2C_REG_BASE_PM+0x23*2) macro
/utopia/UTPA2-700.0.x/modules/hwi2c/hal/k6/hwi2c/
H A DhalHWI2C.c743 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RETRIG, TRU…
763 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_TXNOSTOP, b… in HAL_HWI2C_DMA_SetTxfrStop()
800 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RDWTCMD, bR… in HAL_HWI2C_DMA_SetRdWrt()
821 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_MIUCHSEL, b… in HAL_HWI2C_DMA_SetMiuChannel()
H A DregHWI2C.h299 #define REG_HWI2C_DMA_CTL_PM (HWI2C_REG_BASE_PM+0x23*2) macro
/utopia/UTPA2-700.0.x/modules/hwi2c/hal/k6lite/hwi2c/
H A DhalHWI2C.c743 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RETRIG, TRU…
763 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_TXNOSTOP, b… in HAL_HWI2C_DMA_SetTxfrStop()
800 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_RDWTCMD, bR… in HAL_HWI2C_DMA_SetRdWrt()
821 …return HAL_HWI2C_WriteRegBitPM(REG_HWI2C_DMA_CTL_PM+PM_OFFSET(u16PortOffset), _DMA_CTL_MIUCHSEL, b… in HAL_HWI2C_DMA_SetMiuChannel()
H A DregHWI2C.h299 #define REG_HWI2C_DMA_CTL_PM (HWI2C_REG_BASE_PM+0x23*2) macro