Home
last modified time | relevance | path

Searched refs:REG_FSC_BK1B_1F (Results 1 – 25 of 34) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_4K2K.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
505 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_YUV()
506 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
926 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
927 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1347 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1348 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1768 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
1769 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
[all …]
H A DMaserati_2D_FHD.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
505 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_FHD_2D_FHD_YUV()
506 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_480.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_480_2D_480_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_480_2D_480_RGB_BYPASS()
534 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_480_2D_480_YUV()
535 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_576_2D_576_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_576_2D_576_RGB_BYPASS()
534 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_576_2D_576_YUV()
535 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_720_2D_720_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_720_2D_720_RGB_BYPASS()
534 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_720_2D_720_YUV()
535 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_ACT_4K0_5K.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x02, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
H A DMaserati_FRC_ACT_4K1K_LLRR_240.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaserati_ACT_4K1K.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaserati_FRC_ACT_4K2K_120.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
H A DMaserati_FRC_PAS_4K2K_120.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
H A DMaserati_FRC_ACT_4K0_5K_LLRR_240.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaserati_FRC_ACT_4K1K_120.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_4K2K.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
505 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_YUV()
506 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
926 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
927 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1347 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1348 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1768 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
1769 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
[all …]
H A DMaserati_2D_FHD.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
505 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_FHD_2D_FHD_YUV()
506 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_720.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_720_2D_720_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_720_2D_720_RGB_BYPASS()
534 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_720_2D_720_YUV()
535 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_480_2D_480_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_480_2D_480_RGB_BYPASS()
534 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_480_2D_480_YUV()
535 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_576_2D_576_RGB_BYPASS()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_576_2D_576_RGB_BYPASS()
534 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_576_2D_576_YUV()
535 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_ACT_4K1K.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaserati_FRC_ACT_4K2K_120.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
H A DMaserati_FRC_ACT_4K0_5K_LLRR_240.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaserati_FRC_PAS_4K2K_60.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_PAS_4K2K_60_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_PAS_4K2K_60_3D_FHD_TB()
H A DMaserati_FRC_ACT_4K1K_120.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x04, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
H A DMaserati_FRC_PAS_4K2K_120.c84 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
85 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A DManhattan_2D_4K2K.c95 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
96 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
563 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_YUV()
564 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
1031 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1032 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1499 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1500 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A DManhattan_2D_4K2K.c95 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
96 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
563 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_FHD_YUV()
564 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
1031 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1032 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1499 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x08, 0x1F); // reg_vip_vertical_num_msb in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1500 MDrv_WriteByteMask( REG_FSC_BK1B_1F, 0x00, 0x80); // reg_vip_tb_3d_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()

12