| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_hdmi.c | 1252 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
3238 W2BYTE(REG_DVI_ATOP_65_L, 0x0A00); in Hal_HDMI_Calibration()
3263 W2BYTE(REG_DVI_ATOP_65_L, 0x0000); in Hal_HDMI_Calibration()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_hdmi.c | 1252 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
3238 W2BYTE(REG_DVI_ATOP_65_L, 0x0A00); in Hal_HDMI_Calibration()
3263 W2BYTE(REG_DVI_ATOP_65_L, 0x0000); in Hal_HDMI_Calibration()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| H A D | hwreg_hdmi.h | 729 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| H A D | hwreg_hdmi.h | 735 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| H A D | hwreg_hdmi.h | 735 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_dvi_atop.h | 304 #define REG_DVI_ATOP_65_L (REG_DVI_ATOP_BASE + 0xCA) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 4401 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 4339 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 4401 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 4541 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 4541 …W2BYTEMSK(REG_DVI_ATOP_65_L, 0, BMASK(13:12));//Voltage threshold setting: 0x0 = 1.1v, 0x1 = 1.15… in Hal_HDMI_init()
|