Home
last modified time | relevance | path

Searched refs:REG_DVI_ATOP2_74_L (Results 1 – 19 of 19) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_mux.c400 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
433 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
466 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x00, 0x3F); //power on for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
499 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
532 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
H A Dmhal_hdmi.c1105 MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x00, 0x3F); //power on for Port D DVI DPLPHI/DPLPHQ in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_mux.c400 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
433 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
466 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x00, 0x3F); //power on for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
499 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
532 … MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x3F, 0x3F); //power off for Port D DVI DPLPHI/DPLPHQ in Hal_SC_mux_set_dvi_mux()
H A Dmhal_hdmi.c1105 MDrv_WriteByteMask(REG_DVI_ATOP2_74_L, 0x00, 0x3F); //power on for Port D DVI DPLPHI/DPLPHQ in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdmi.h862 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdmi.h862 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_hdmi.h850 #define REG_DVI_ATOP2_74_L (REG_DVI_ATOP2_BASE + 0xE8) macro