Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P1_15_L (Results 1 – 25 of 29) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c2548 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, bAutoEQEnable? BIT(15): 0, BIT(15)); in _mhal_mhl_MHL30AutoEQEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c2548 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, bAutoEQEnable? BIT(15): 0, BIT(15)); in _mhal_mhl_MHL30AutoEQEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c2548 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, bAutoEQEnable? BIT(15): 0, BIT(15)); in _mhal_mhl_MHL30AutoEQEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c2548 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, bAutoEQEnable? BIT(15): 0, BIT(15)); in _mhal_mhl_MHL30AutoEQEnable()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c2548 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, bAutoEQEnable? BIT(15): 0, BIT(15)); in _mhal_mhl_MHL30AutoEQEnable()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c1228 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c1239 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c1293 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c1239 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c1300 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c1293 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c1231 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c1231 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c1393 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c1231 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c1393 W2BYTEMSK(REG_COMBO_PHY0_P1_15_L, 0, BIT(15)); in _Hal_tmds_AutoEQInitialSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h2055 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h2057 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h2055 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h2057 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h2055 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h2057 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h2057 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_hdmi.h2055 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_hdmi.h2056 #define REG_COMBO_PHY0_P1_15_L (REG_COMBO_PHY0_P1_BASE + 0x2A) macro

12