Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P0_62_L (Results 1 – 25 of 31) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c552 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
566 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
572 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
894 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c420 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(4)|BIT(2)|BIT(1), BIT(4)|BIT(2)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
426 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(4)|BIT(2)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
690 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c848 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
862 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
868 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1747 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c859 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
873 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
879 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1777 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c930 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
939 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
945 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1816 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c859 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
873 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
879 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1777 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c920 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
934 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
940 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1823 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c930 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
939 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
945 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1816 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c851 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
865 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
871 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1750 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c851 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
865 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
871 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1750 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c986 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1000 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1006 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1916 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c851 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
865 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
871 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1750 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c986 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1000 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1006 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1916 W2BYTEMSK(REG_COMBO_PHY0_P0_62_L, (bSettingFlag2? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c541 W2BYTE(REG_COMBO_PHY0_P0_62_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c541 W2BYTE(REG_COMBO_PHY0_P0_62_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c541 W2BYTE(REG_COMBO_PHY0_P0_62_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c541 W2BYTE(REG_COMBO_PHY0_P0_62_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c541 W2BYTE(REG_COMBO_PHY0_P0_62_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h1695 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h1695 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h1695 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h1695 #define REG_COMBO_PHY0_P0_62_L (REG_COMBO_PHY0_P0_BASE + 0xC4) macro

12