Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P0_61_L (Results 1 – 25 of 31) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c551 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
565 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
571 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
893 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c419 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(4)|BIT(2)|BIT(1), BIT(4)|BIT(2)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
425 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(4)|BIT(2)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
689 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c847 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
861 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
867 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1746 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c858 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
872 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
878 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1776 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c929 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
938 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
944 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1815 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c858 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
872 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
878 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1776 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c919 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
933 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
939 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1822 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c929 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
938 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
944 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1815 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c850 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
864 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
870 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1749 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c850 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
864 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
870 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1749 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c985 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
999 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1005 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1915 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c850 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
864 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
870 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1749 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c985 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(5)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
999 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, BIT(10)|BIT(4)|BIT(1), BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1005 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, 0, BIT(10)|BIT(4)|BIT(1)); in _Hal_tmds_EQBandWidthSetting()
1915 W2BYTEMSK(REG_COMBO_PHY0_P0_61_L, (bSettingFlag1? BIT(5): 0), BIT(5)); in _Hal_tmds_AutoEQ14ModeChange()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c540 W2BYTE(REG_COMBO_PHY0_P0_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c540 W2BYTE(REG_COMBO_PHY0_P0_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c540 W2BYTE(REG_COMBO_PHY0_P0_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c540 W2BYTE(REG_COMBO_PHY0_P0_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c540 W2BYTE(REG_COMBO_PHY0_P0_61_L, 0); in _mhal_mhl_Mhl24bitsModeSetting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h1691 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h1691 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h1691 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h1693 #define REG_COMBO_PHY0_P0_61_L (REG_COMBO_PHY0_P0_BASE + 0xC2) macro

12