Home
last modified time | relevance | path

Searched refs:REG_COMBO_PHY0_P0_47_L (Results 1 – 25 of 31) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c1981 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); // [9:4]: reg_dig_l… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/
H A DhalMHL.c1123 W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, 0x33, BMASK(9:0)); in _mhal_mhl_CbusAndClockSelect()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/
H A DhalMHL.c1123 W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, 0x33, BMASK(9:0)); in _mhal_mhl_CbusAndClockSelect()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/
H A DhalMHL.c1123 W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, 0x33, BMASK(9:0)); in _mhal_mhl_CbusAndClockSelect()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/
H A DhalMHL.c1123 W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, 0x33, BMASK(9:0)); in _mhal_mhl_CbusAndClockSelect()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c2715 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); // [9:4]: reg_dig_l… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/
H A DhalMHL.c1123 W2BYTEMSK(REG_COMBO_PHY0_P0_47_L, 0x33, BMASK(9:0)); in _mhal_mhl_CbusAndClockSelect()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c4185 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c4294 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c4292 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c4294 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c4236 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c4292 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c4859 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c4862 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c4420 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c4865 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c4420 …W2BYTEMSK(REG_COMBO_PHY0_P0_47_L + u16bank_offset, (TMDS_DIGITAL_LOSE_RANGE << 4), BMASK(9:4)); //… in Hal_HDMI_init()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_hdmi.h1639 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_hdmi.h1641 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_hdmi.h1639 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_hdmi.h1641 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_hdmi.h1639 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_hdmi.h1641 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_hdmi.h1641 #define REG_COMBO_PHY0_P0_47_L (REG_COMBO_PHY0_P0_BASE + 0x8E) macro

12