| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_hdmi.c | 507 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
530 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
534 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_hdmi.c | 683 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
706 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
710 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_hdmi.c | 1218 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1286 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1290 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_hdmi.c | 1229 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1297 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1301 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_hdmi.c | 1283 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1351 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1355 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_hdmi.c | 1229 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1297 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1301 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_hdmi.c | 1290 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1358 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1362 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_hdmi.c | 1283 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1351 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1355 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_hdmi.c | 1221 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1289 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1293 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_hdmi.c | 1221 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1289 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1293 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_hdmi.c | 1383 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1451 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1455 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_hdmi.c | 1221 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1289 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1293 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_hdmi.c | 1383 … W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, (TMDS_COARSE_TUNE_20_START << 8)| BIT(3), BMASK(13:8)| BIT(3)); in _Hal_tmds_AutoEQInitialSetting()
1451 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
1455 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _Hal_tmds_AutoEQFunctionTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/mhl/internal/ |
| H A D | halMHL.c | 2372 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2376 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/mhl/internal/ |
| H A D | halMHL.c | 2372 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2376 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/mhl/internal/ |
| H A D | halMHL.c | 2372 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2376 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/mhl/internal/ |
| H A D | halMHL.c | 2372 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2376 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/mhl/internal/ |
| H A D | halMHL.c | 2372 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, BIT(2), BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
2376 W2BYTEMSK(REG_COMBO_PHY0_P0_33_L, 0, BIT(2)); in _mhal_mhl_MHL3AutoEQTrigger()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | hwreg_hdmi.h | 1599 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/ |
| H A D | hwreg_hdmi.h | 1601 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/ |
| H A D | hwreg_hdmi.h | 1599 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/ |
| H A D | hwreg_hdmi.h | 1601 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | hwreg_hdmi.h | 1599 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/ |
| H A D | hwreg_hdmi.h | 1601 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/ |
| H A D | hwreg_hdmi.h | 1601 #define REG_COMBO_PHY0_P0_33_L (REG_COMBO_PHY0_P0_BASE + 0x66) macro
|