Home
last modified time | relevance | path

Searched refs:REG_ADC_DTOPB_04_L (Results 1 – 25 of 33) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_adctbl.c1581 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1590 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1599 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1623 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1668 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1677 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1686 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1776 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1779 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_adctbl.c1581 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1590 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1599 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1623 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1668 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1677 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1686 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1776 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1779 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
H A Dhwreg_adc_dtopb.h114 #define REG_ADC_DTOPB_04_L (REG_ADC_DTOPB_BASE + 0x08) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_adctbl.c1581 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1590 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1599 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1623 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1668 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1677 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1686 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1776 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1779 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_adctbl.c1532 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1541 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1550 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1574 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1619 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1628 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1637 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1727 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1730 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_adctbl.c1597 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1606 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1615 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1639 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1684 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1693 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1702 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1830 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1833 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_adctbl.c1597 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1606 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1615 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1639 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1684 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1693 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1702 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1830 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1833 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_adctbl.c1597 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1606 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1615 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1639 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1684 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1693 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1702 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1830 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1833 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_adctbl.c1646 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1655 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1664 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1688 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1733 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1742 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1751 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1879 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1882 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
H A Dhwreg_adc_dtopb.h114 #define REG_ADC_DTOPB_04_L (REG_ADC_DTOPB_BASE + 0x08) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_adctbl.c1597 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1606 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1615 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1639 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1684 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1693 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1702 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1830 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1833 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_adctbl.c1597 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1606 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1615 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1639 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1684 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1693 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1702 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1830 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1833 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_adctbl.c1646 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1655 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1664 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1688 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*SW_UG*/,
1733 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*SW_UG*/,
1742 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x05/*SW_UG*/,
1751 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x03/*SW_UG*/,
1879 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x07, 0x00, 0x06/*ALL*/, },
1882 { DRV_ADC_REG(REG_ADC_DTOPB_04_L), 0x08, 0x00, 0x08/*ALL*/, },
H A Dhwreg_adc_dtopb.h114 #define REG_ADC_DTOPB_04_L (REG_ADC_DTOPB_BASE + 0x08) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_adc.c1151 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1158 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1184 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1191 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_adc.c1151 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1158 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1184 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1191 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_adc.c1115 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1122 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1148 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1155 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_adc.c1115 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1122 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1148 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1155 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_adc.c1124 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1131 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1157 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1164 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_adc.c1115 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1122 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1148 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1155 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_adc.c1134 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1141 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1167 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1174 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_adc.c1126 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1133 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1159 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1166 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_adc.c1126 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1133 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1159 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1166 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_adc.c1126 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1133 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1159 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1166 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_adc.c1126 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1133 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1159 W2BYTEMSK(REG_ADC_DTOPB_04_L, 0x00 , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()
1166 W2BYTEMSK(REG_ADC_DTOPB_04_L, BMASK(12:10) , BMASK(12:10) ); in Hal_ADC_dtop_internaldc_setting()

12