Home
last modified time | relevance | path

Searched refs:REG_ADC_DTOPB_02_H (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dmhal_adctbl.c1548 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1584 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1593 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1602 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1632 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1635 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1671 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1680 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1689 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1765 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dmhal_adctbl.c1548 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1584 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1593 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1602 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1632 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1635 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1671 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1680 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1689 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1765 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dmhal_adctbl.c1548 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1584 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1593 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1602 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1632 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1635 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1671 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1680 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1689 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1765 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dmhal_adctbl.c1499 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1535 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1544 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1553 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1583 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1586 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1622 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1631 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1640 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1716 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_adctbl.c1564 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1600 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1609 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1618 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1648 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1651 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1687 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1696 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1705 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1819 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dmhal_adctbl.c1564 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1600 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1609 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1618 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1648 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1651 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1687 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1696 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1705 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1819 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dmhal_adctbl.c1564 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1600 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1609 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1618 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1648 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1651 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1687 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1696 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1705 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1819 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dmhal_adctbl.c1613 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1649 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1658 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1667 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1697 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1700 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1736 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1745 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1754 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1868 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dmhal_adctbl.c1564 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1600 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1609 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1618 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1648 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1651 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1687 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1696 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1705 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1819 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_adctbl.c1564 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1600 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1609 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1618 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1648 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1651 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1687 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1696 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1705 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1819 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dmhal_adctbl.c1613 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*SW_UG*/,
1649 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1658 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1667 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1697 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x10/*SW_UG*/,
1700 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x20, 0x00, 0x00/*SW_UG*/,
1736 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1745 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1754 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x01, 0x00, 0x01/*SW_UG*/,
1868 { DRV_ADC_REG(REG_ADC_DTOPB_02_H), 0x18, 0x00, 0x08/*ALL*/, },
[all …]
H A Dhwreg_adc_dtopb.h111 #define REG_ADC_DTOPB_02_H (REG_ADC_DTOPB_BASE + 0x05) macro