Home
last modified time | relevance | path

Searched refs:reg0 (Results 1 – 10 of 10) sorted by relevance

/rockchip-linux_mpp/mpp/vproc/vdpp/
H A Dvdpp_common.c669 dmsr->reg0.sw_dmsr_edge_low_thre_0 = p_dmsr_param->dmsr_edge_th_low_arr[0]; in set_dmsr_to_vdpp_reg()
670 dmsr->reg0.sw_dmsr_edge_high_thre_0 = p_dmsr_param->dmsr_edge_th_high_arr[0]; in set_dmsr_to_vdpp_reg()
831 zme->common.reg0.bypass_en = 0; in set_zme_to_vdpp_reg()
832 zme->common.reg0.align_en = 0; in set_zme_to_vdpp_reg()
833 zme->common.reg0.format_in = FMT_YCbCr420_888; in set_zme_to_vdpp_reg()
835 zme->common.reg0.format_out = FMT_YCbCr444_888; in set_zme_to_vdpp_reg()
837 zme->common.reg0.format_out = FMT_YCbCr420_888; in set_zme_to_vdpp_reg()
838 zme->common.reg0.auto_gating_en = 1; in set_zme_to_vdpp_reg()
H A Dvdpp2.c401 dst_reg->dci.reg0.sw_dci_yrgb_addr = src_params->src.y; in set_hist_to_vdpp2_reg()
440 dst_reg->es.reg0.es_enable = p_es_param->es_bEnabledES; in set_es_to_vdpp2_reg()
529 dst_reg->sharp.reg0.sw_sharp_enable = p_shp_param->sharp_enable; in set_shp_to_vdpp2_reg()
530 …dst_reg->sharp.reg0.sw_lti_enable = p_shp_param->lti_h_enable || p_shp_param->lti_v_e… in set_shp_to_vdpp2_reg()
531 dst_reg->sharp.reg0.sw_cti_enable = p_shp_param->cti_h_enable; in set_shp_to_vdpp2_reg()
532 dst_reg->sharp.reg0.sw_peaking_enable = p_shp_param->peaking_enable; in set_shp_to_vdpp2_reg()
533 …dst_reg->sharp.reg0.sw_peaking_ctrl_enable = p_shp_param->peaking_coring_enable || p_shp_param… in set_shp_to_vdpp2_reg()
534 dst_reg->sharp.reg0.sw_edge_proc_enable = p_shp_param->peaking_edge_ctrl_enable; in set_shp_to_vdpp2_reg()
535 dst_reg->sharp.reg0.sw_shoot_ctrl_enable = p_shp_param->shootctrl_enable; in set_shp_to_vdpp2_reg()
536 dst_reg->sharp.reg0.sw_gain_ctrl_enable = p_shp_param->global_gain_enable; in set_shp_to_vdpp2_reg()
[all …]
H A Dvdpp_reg.h23 } reg0; // 0x0000 member
H A Dvdpp_common.h68 } reg0; /* 0x0080 */ member
263 } reg0; /* 0x0000 */ member
607 } reg0; /* 0x0200 */ member
951 } reg0; /* 0x0400 */ member
1295 } reg0; /* 0x0600 */ member
1643 } reg0; /* 0x0800 */ member
H A Dvdpp2_reg.h26 } reg0; // 0x0000 member
202 } reg0; // 0x00E0 member
239 } reg0; // 0x0100 member
396 } reg0; // 0x0200 member
H A Dvdpp.c31 dst_reg->common.reg0.sw_vdpp_frm_en = 1; in vdpp_params_to_reg()
/rockchip-linux_mpp/mpp/hal/rkdec/inc/
H A Dvdpu383_com.h51 } reg0; member
517 } reg0; member
H A Dvdpu384a_com.h51 } reg0; member
543 } reg0; member
/rockchip-linux_mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_vdpu2.c293 reg->reg0.sw_pp_axi_rd_id = 0; in jpegd_setup_pp()
294 reg->reg0.sw_pp_axi_wr_id = 0; in jpegd_setup_pp()
295 reg->reg0.sw_pp_scmd_dis = 1; in jpegd_setup_pp()
296 reg->reg0.sw_pp_max_burst = 16; in jpegd_setup_pp()
H A Dhal_jpegd_vdpu2_reg.h40 } reg0; member