Home
last modified time | relevance | path

Searched refs:poll_idle_status (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_reset_manager.c99 static int poll_idle_status(uint32_t addr, uint32_t mask, uint32_t match, uint32_t delay_ms) in poll_idle_status() function
265 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_reset()
276 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_reset()
318 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_reset()
371 ret = poll_idle_status(SOCFPGA_F2SDRAMMGR( in socfpga_bridges_reset()
433 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_enable()
519 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_enable()
592 ret_hps = poll_idle_status(SOCFPGA_SYSMGR(NOC_IDLEACK), in socfpga_bridges_enable()
639 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_enable()
672 ret = poll_idle_status(SOCFPGA_RSTMGR(HDSKACK), in socfpga_bridges_enable()
[all …]
/rk3399_ARM-atf/plat/intel/soc/common/drivers/ddr/
H A Dddr.c376 ret = poll_idle_status((umctl2_base + DDR4_SBRSTAT_OFFSET), in ddr_config_scrubber()
408 ret = poll_idle_status((umctl2_base + DDR4_SBRSTAT_OFFSET), in ddr_config_scrubber()
460 ret = poll_idle_status((umctl2_base + DDR4_SBRSTAT_OFFSET), in ddr_zerofill_scrubber()
471 int poll_idle_status(uint32_t addr, uint32_t mask, uint32_t match, uint32_t delay_ms) in poll_idle_status() function
H A Dddr.h166 int poll_idle_status(uint32_t addr, uint32_t mask, uint32_t match, uint32_t delay_ms);
/rk3399_ARM-atf/plat/intel/soc/common/drivers/ccu/
H A Dncore_ccu.c657 static int poll_idle_status(uint32_t addr, uint32_t mask, uint32_t match, uint32_t delay_ms) in poll_idle_status() function
684 ret = poll_idle_status((CCU_DMI0_DMIUSMCMAR + in flush_l3_dcache()
699 ret = poll_idle_status((CCU_DMI0_DMIUSMCMAR + in flush_l3_dcache()