Home
last modified time | relevance | path

Searched refs:pllglob (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/stratix10/soc/
H A Ds10_clock_manager.c201 uint32_t get_ref_clk(uint32_t pllglob) in get_ref_clk() argument
206 switch (ALT_CLKMGR_PSRC(pllglob)) { in get_ref_clk()
224 refclkdiv = ALT_CLKMGR_MAINPLL_PLLGLOB_REFCLKDIV(pllglob); in get_ref_clk()
/rk3399_ARM-atf/plat/intel/soc/stratix10/include/
H A Ds10_clock_manager.h99 uint32_t get_ref_clk(uint32_t pllglob);
/rk3399_ARM-atf/plat/intel/soc/agilex/soc/
H A Dagilex_clock_manager.c279 uint32_t get_ref_clk(uint32_t pllglob) in get_ref_clk() argument
284 switch (CLKMGR_PSRC(pllglob)) { in get_ref_clk()
302 arefclkdiv = CLKMGR_PLLGLOB_AREFCLKDIV(pllglob); in get_ref_clk()
/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_clock_manager.c102 static uint32_t calc_pll_vcocalibration(uint32_t pllm, uint32_t pllglob) in calc_pll_vcocalibration() argument
107 drefclkdiv = ((pllglob & CLKMGR_PLLGLOB_DREFCLKDIV_MASK) >> in calc_pll_vcocalibration()
109 refclkdiv = ((pllglob & CLKMGR_PLLGLOB_REFCLKDIV_MASK) >> in calc_pll_vcocalibration()