Home
last modified time | relevance | path

Searched refs:PWR_STATUS (Results 1 – 15 of 15) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8183/
H A Dplat_dcm.c19 #define PWR_STATUS (SPM_BASE + 0x180) macro
61 if (!(mmio_read_32(PWR_STATUS) & PWR_STA_BIG_MP_MASK)) in plat_dcm_big_core_sync()
/rk3399_ARM-atf/plat/mediatek/drivers/audio/mt8188/
H A Daudio_domain.c20 uint32_t val = mmio_read_32(PWR_STATUS); in set_audio_domain_sidebands()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_conservation.c69 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_conservation.c62 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_reg.h93 #define PWR_STATUS (SPM_BASE + 0x16C) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_conservation.c64 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_reg.h96 #define PWR_STATUS (SPM_BASE + 0x16C) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_conservation.c68 mmio_read_32(SPM_SRC_REQ), mmio_read_32(PWR_STATUS), in go_to_spm_before_wfi()
H A Dmt_spm_reg.h87 #define PWR_STATUS (SPM_BASE + 0x16C) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_hwreq.c182 val = mmio_read_32(PWR_STATUS); in spm_hwcg_get_status()
H A Dmt_spm_reg.h468 #define PWR_STATUS (SPM_BASE + 0x0F14) macro
/rk3399_ARM-atf/plat/mediatek/mt8188/include/
H A Dspm_reg.h82 #define PWR_STATUS (SPM_BASE + 0x16C) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_hwreq.c194 val = mmio_read_32(PWR_STATUS); in spm_hwcg_get_status()
H A Dmt_spm_reg.h515 #define PWR_STATUS (SPM_BASE + 0xF40) macro
/rk3399_ARM-atf/plat/mediatek/mt8183/drivers/spm/
H A Dspm.h104 #define PWR_STATUS (SPM_BASE + 0x180) macro