Home
last modified time | relevance | path

Searched refs:DRVCTRL5_IRQ5 (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/drivers/renesas/rcar/pfc/H3/
H A Dpfc_init_h3_v1.c272 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
930 reg = ((reg & DRVCTRL5_MASK) | DRVCTRL5_IRQ5(7) in pfc_init_h3_v1()
H A Dpfc_init_h3_v2.c274 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
963 reg = ((reg & DRVCTRL5_MASK) | DRVCTRL5_IRQ5(7) in pfc_init_h3_v2()
/rk3399_ARM-atf/drivers/renesas/rzg/pfc/G2N/
H A Dpfc_init_g2n.c276 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
1016 DRVCTRL5_IRQ5(7) | in pfc_init_g2n()
/rk3399_ARM-atf/drivers/renesas/rcar/pfc/M3N/
H A Dpfc_init_m3n.c276 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
965 reg = ((reg & DRVCTRL5_MASK) | DRVCTRL5_IRQ5(7) in pfc_init_m3n()
/rk3399_ARM-atf/drivers/renesas/rzg/pfc/G2H/
H A Dpfc_init_g2h.c276 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
1020 DRVCTRL5_IRQ5(7) | in pfc_init_g2h()
/rk3399_ARM-atf/drivers/renesas/rcar/pfc/M3/
H A Dpfc_init_m3.c277 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
1058 reg = ((reg & DRVCTRL5_MASK) | DRVCTRL5_IRQ5(7) in pfc_init_m3()
/rk3399_ARM-atf/drivers/renesas/rzg/pfc/G2M/
H A Dpfc_init_g2m.c277 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro
1047 reg = ((reg & DRVCTRL5_MASK) | DRVCTRL5_IRQ5(7) in pfc_init_g2m()
/rk3399_ARM-atf/drivers/renesas/rcar/pfc/D3/
H A Dpfc_init_d3.c277 #define DRVCTRL5_IRQ5(x) ((uint32_t)(x) << 28U) macro