Searched refs:DIV_PLL1DIVP (Results 1 – 3 of 3) sorted by relevance
| /rk3399_ARM-atf/include/dt-bindings/clock/ |
| H A D | stm32mp13-clksrc.h | 40 #define DIV_PLL1DIVP 0 macro
|
| H A D | stm32mp15-clksrc.h | 62 #define DIV_PLL1DIVP 0 macro
|
| /rk3399_ARM-atf/drivers/st/clk/ |
| H A D | clk-stm32mp13.c | 787 DIV_CFG(DIV_PLL1DIVP, RCC_PLL1CFGR2, 0, 7, 0, NULL, DIV_NO_BIT_RDY),
1884 STM32_COMPOSITE(_PLL1P, PLL1_P, _CK_PLL1, CLK_IS_CRITICAL, GATE_PLL1_DIVP, DIV_PLL1DIVP),
|