Home
last modified time | relevance | path

Searched refs:vaddr_t (Results 1 – 25 of 389) sorted by relevance

12345678910>>...16

/optee_os/core/drivers/crypto/caam/include/
H A Dcaam_hal_jr.h22 enum caam_status caam_hal_jr_setowner(vaddr_t ctrl_base, paddr_t jr_offset,
31 enum caam_status caam_hal_jr_reset(vaddr_t baseaddr);
41 void caam_hal_jr_config(vaddr_t baseaddr, uint8_t nbjobs, uint64_t inrings,
49 uint32_t caam_hal_jr_read_nbslot_available(vaddr_t baseaddr);
56 void caam_hal_jr_add_newjob(vaddr_t baseaddr);
63 uint32_t caam_hal_jr_get_nbjob_done(vaddr_t baseaddr);
70 void caam_hal_jr_del_job(vaddr_t baseaddr);
77 void caam_hal_jr_disable_itr(vaddr_t baseaddr);
84 void caam_hal_jr_enable_itr(vaddr_t baseaddr);
91 bool caam_hal_jr_check_ack_itr(vaddr_t baseaddr);
[all …]
H A Dcaam_hal_ctrl.h18 void caam_hal_ctrl_init(vaddr_t baseaddr);
25 uint8_t caam_hal_ctrl_jrnum(vaddr_t baseaddr);
33 uint8_t caam_hal_ctrl_hash_limit(vaddr_t baseaddr);
40 uint8_t caam_hal_ctrl_pknum(vaddr_t baseaddr);
47 bool caam_hal_ctrl_splitkey_support(vaddr_t baseaddr);
54 uint8_t caam_hal_ctrl_era(vaddr_t baseaddr);
61 void caam_hal_ctrl_inc_priblob(vaddr_t baseaddr);
73 uint8_t caam_hal_ctrl_get_mpcurve(vaddr_t ctrl_addr);
81 TEE_Result caam_hal_ctrl_read_mpmr(vaddr_t ctrl_addr, struct caambuf *mpmr);
89 void caam_hal_ctrl_fill_mpmr(vaddr_t ctrl_addr, struct caambuf *msg_mpmr);
[all …]
H A Dcaam_hal_sm.h18 caam_hal_sm_check_page_partition(vaddr_t jr_base,
27 size_t caam_hal_sm_get_pages_size(vaddr_t jr_base, unsigned int page);
35 bool caam_hal_sm_prtn_is_free(vaddr_t jr_base, unsigned int partition);
43 bool caam_hal_sm_prtn_is_owned(vaddr_t jr_base, unsigned int partition);
53 void caam_hal_sm_set_access_all_group(vaddr_t jr_base, unsigned int partition);
63 void caam_hal_sm_set_access_group(vaddr_t jr_base, unsigned int partition,
72 void caam_hal_sm_open_access_perm(vaddr_t jr_base, unsigned int partition);
83 void caam_hal_sm_set_access_perm(vaddr_t jr_base, unsigned int partition,
94 caam_hal_sm_allocate_page(vaddr_t jr_base,
103 enum caam_status caam_hal_sm_deallocate_partition(vaddr_t jr_base,
[all …]
H A Dcaam_hal_rng.h19 enum caam_status caam_hal_rng_instantiated(vaddr_t baseaddr);
26 uint32_t caam_hal_rng_get_nb_sh(vaddr_t baseaddr);
33 uint32_t caam_hal_rng_get_sh_status(vaddr_t baseaddr);
40 bool caam_hal_rng_key_loaded(vaddr_t baseaddr);
47 bool caam_hal_rng_pr_enabled(vaddr_t baseaddr);
55 enum caam_status caam_hal_rng_kick(vaddr_t baseaddr, uint32_t inc_delay);
/optee_os/core/kernel/
H A Dasan.c44 static vaddr_t asan_va_base;
49 static bool addr_crosses_scale_boundary(vaddr_t addr, size_t size) in addr_crosses_scale_boundary()
57 vaddr_t sa = ((vaddr_t)va / ASAN_BLOCK_SIZE) + CFG_ASAN_SHADOW_OFFSET; in va_to_shadow()
64 return ((vaddr_t)end - (vaddr_t)begin) / ASAN_BLOCK_SIZE; in va_range_to_shadow_size()
69 vaddr_t b = (vaddr_t)begin; in va_range_inside_shadow()
70 vaddr_t e = (vaddr_t)end; in va_range_inside_shadow()
79 vaddr_t b = (vaddr_t)begin; in va_range_outside_shadow()
80 vaddr_t e = (vaddr_t)end; in va_range_outside_shadow()
89 return (vaddr_t)va & ASAN_BLOCK_MASK; in va_misalignment()
99 vaddr_t b = (vaddr_t)begin; in asan_set_shadowed()
[all …]
/optee_os/lib/libunw/include/unw/
H A Dunwind.h45 vaddr_t insn;
58 vaddr_t stack, size_t stack_size);
61 vaddr_t stack, size_t stack_size);
64 vaddr_t stack __unused, in unwind_stack_arm32()
71 vaddr_t stack __unused, in print_stack_arm32()
81 bool find_exidx(vaddr_t addr, vaddr_t *idx_start, vaddr_t *idx_end);
97 vaddr_t stack, size_t stack_size);
100 vaddr_t stack, size_t stack_size);
103 vaddr_t stack __unused, in unwind_stack_arm64()
110 vaddr_t stack __unused, in print_stack_arm64()
[all …]
/optee_os/core/drivers/
H A Dls_sec_mon.c88 vaddr_t ctrl_base = 0; in ls_sec_mon_init()
124 data->hplr = io_read32((vaddr_t)&sec_mon_regs->hplr); in ls_sec_mon_read()
125 data->hpcomr = io_read32((vaddr_t)&sec_mon_regs->hpcomr); in ls_sec_mon_read()
126 data->hpsicr = io_read32((vaddr_t)&sec_mon_regs->hpsicr); in ls_sec_mon_read()
127 data->hpsvcr = io_read32((vaddr_t)&sec_mon_regs->hpsvcr); in ls_sec_mon_read()
128 data->hpsr = io_read32((vaddr_t)&sec_mon_regs->hpsr); in ls_sec_mon_read()
129 data->hpsvsr = io_read32((vaddr_t)&sec_mon_regs->hpsvsr); in ls_sec_mon_read()
130 data->hphacivr = io_read32((vaddr_t)&sec_mon_regs->hphacivr); in ls_sec_mon_read()
131 data->hphacr = io_read32((vaddr_t)&sec_mon_regs->hphacr); in ls_sec_mon_read()
132 data->lplr = io_read32((vaddr_t)&sec_mon_regs->lplr); in ls_sec_mon_read()
[all …]
H A Dls_i2c.c81 void i2c_reset(vaddr_t base) in i2c_reset()
85 io_setbits8((vaddr_t)&regs->ibcr, I2C_IBCR_MDIS); in i2c_reset()
86 io_setbits8((vaddr_t)&regs->ibsr, I2C_IBSR_IBAL | I2C_IBSR_IBIF); in i2c_reset()
87 io_clrbits8((vaddr_t)&regs->ibcr, I2C_IBCR_IBIE | I2C_IBCR_DMAEN); in i2c_reset()
88 io_clrbits8((vaddr_t)&regs->ibic, I2C_IBIC_BIIE); in i2c_reset()
97 static uint8_t i2c_get_ibfd(vaddr_t base, uint16_t clock_divisor) in i2c_get_ibfd()
104 if (io_read8((vaddr_t)&regs->ibdbg) & I2C_IBDBG_GLFLT_EN) { in i2c_get_ibfd()
126 vaddr_t ctrl_base = 0; in i2c_init()
160 io_write8((vaddr_t)&regs->ibfd, ibfd); in i2c_init()
178 reg = io_read8((vaddr_t)&regs->ibsr); in i2c_bus_test_bus_busy()
[all …]
H A Dls_sfp.c91 vaddr_t ctrl_base = 0; in ls_sfp_init()
155 vaddr_t sfp_ingr_va = (vaddr_t)&sfp_regs->ingr; in ls_sfp_program_fuses()
217 data->ingr = io_read32((vaddr_t)&sfp_regs->ingr); in ls_sfp_read()
218 data->svhesr = io_read32((vaddr_t)&sfp_regs->svhesr); in ls_sfp_read()
219 data->sfpcr = io_read32((vaddr_t)&sfp_regs->sfpcr); in ls_sfp_read()
220 data->version = io_read32((vaddr_t)&sfp_regs->version); in ls_sfp_read()
221 data->ospr0 = io_read32((vaddr_t)&sfp_regs->ospr0); in ls_sfp_read()
222 data->ospr1 = io_read32((vaddr_t)&sfp_regs->ospr1); in ls_sfp_read()
223 data->dcvr0 = io_read32((vaddr_t)&sfp_regs->dcvr0); in ls_sfp_read()
224 data->dcvr1 = io_read32((vaddr_t)&sfp_regs->dcvr1); in ls_sfp_read()
[all …]
H A Dtzc380.c48 vaddr_t base;
55 static uint32_t tzc_read_build_config(vaddr_t base) in tzc_read_build_config()
60 static void tzc_write_action(vaddr_t base, enum tzc_action action) in tzc_write_action()
65 static uint32_t tzc_read_action(vaddr_t base) in tzc_read_action()
70 static void tzc_write_region_base_low(vaddr_t base, uint32_t region, in tzc_write_region_base_low()
76 static void tzc_write_region_base_high(vaddr_t base, uint32_t region, in tzc_write_region_base_high()
82 static uint32_t tzc_read_region_attributes(vaddr_t base, uint32_t region) in tzc_read_region_attributes()
87 static void tzc_write_region_attributes(vaddr_t base, uint32_t region, in tzc_write_region_attributes()
93 void tzc_init(vaddr_t base) in tzc_init()
114 void tzc_security_inversion_en(vaddr_t base) in tzc_security_inversion_en()
[all …]
/optee_os/core/arch/arm/kernel/
H A Dunwind_arm32.c48 bool find_exidx(vaddr_t addr __unused, vaddr_t *idx_start, vaddr_t *idx_end) in find_exidx()
50 *idx_start = (vaddr_t)__exidx_start; in find_exidx()
51 *idx_end = (vaddr_t)__exidx_end; in find_exidx()
55 vaddr_t *unw_get_kernel_stack(void) in unw_get_kernel_stack()
60 vaddr_t *tmp = NULL; in unw_get_kernel_stack()
61 vaddr_t *addr = NULL; in unw_get_kernel_stack()
63 vaddr_t stack = thread_stack_start(); in unw_get_kernel_stack()
66 if (SUB_OVERFLOW((vaddr_t)__exidx_end, (vaddr_t)__exidx_start, in unw_get_kernel_stack()
85 tmp = unw_grow(addr, &size, (n + 1) * sizeof(vaddr_t)); in unw_get_kernel_stack()
94 tmp = unw_grow(addr, &size, (n + 1) * sizeof(vaddr_t)); in unw_get_kernel_stack()
[all …]
H A Dunwind_arm64.c49 vaddr_t *unw_get_kernel_stack(void) in unw_get_kernel_stack()
53 vaddr_t *tmp = NULL; in unw_get_kernel_stack()
54 vaddr_t *addr = NULL; in unw_get_kernel_stack()
63 tmp = unw_grow(addr, &size, (n + 1) * sizeof(vaddr_t)); in unw_get_kernel_stack()
72 tmp = unw_grow(addr, &size, (n + 1) * sizeof(vaddr_t)); in unw_get_kernel_stack()
90 vaddr_t stack_start = 0; in print_kernel_stack()
91 vaddr_t stack_end = 0; in print_kernel_stack()
/optee_os/core/arch/arm/include/kernel/
H A Dtz_ssvce_pl310.h13 vaddr_t pl310_base(void);
14 vaddr_t pl310_nsbase(void);
19 void arm_cl2_cleaninvbyway(vaddr_t pl310_base);
20 void arm_cl2_invbyway(vaddr_t pl310_base);
21 void arm_cl2_cleanbyway(vaddr_t pl310_base);
22 void arm_cl2_cleanbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
23 void arm_cl2_invbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
24 void arm_cl2_cleaninvbypa(vaddr_t pl310_base, paddr_t start, paddr_t end);
/optee_os/core/arch/arm/plat-rockchip/
H A Dpsci_rk322x.c66 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in clks_disable()
78 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in clks_restore()
87 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in pll_power_down()
95 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in pll_power_up()
103 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in pll_wait_lock()
123 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in plls_power_down()
158 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in plls_restore()
206 vaddr_t va_base = (vaddr_t)phys_to_virt_io(GRF_BASE, GRF_SIZE); in wait_core_wfe_i()
221 vaddr_t va_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in core_held_in_reset()
252 vaddr_t cru_base = (vaddr_t)phys_to_virt_io(CRU_BASE, CRU_SIZE); in psci_cpu_on()
[all …]
/optee_os/core/drivers/pm/sam/
H A Dat91_pm.h23 vaddr_t shdwc;
24 vaddr_t securam;
25 vaddr_t secumod;
26 vaddr_t sfrbu;
27 vaddr_t pmc;
28 vaddr_t ramc;
29 vaddr_t ramc_phy;
/optee_os/core/include/mm/
H A Dtee_pager.h33 bool tee_pager_get_table_info(vaddr_t va, struct core_mmu_table_info *ti);
63 vaddr_t tee_pager_init_iv_region(struct fobj *fobj);
86 void tee_pager_add_core_region(vaddr_t base, enum vm_paged_region_type type,
102 TEE_Result tee_pager_add_um_region(struct user_mode_ctx *uctx, vaddr_t base,
107 vaddr_t base __unused, struct fobj *fobj __unused, in tee_pager_add_um_region()
125 bool tee_pager_set_um_region_attr(struct user_mode_ctx *uctx, vaddr_t base,
130 vaddr_t base __unused, size_t size __unused, in tee_pager_set_um_region_attr()
138 void tee_pager_rem_um_region(struct user_mode_ctx *uctx, vaddr_t base,
142 vaddr_t base __unused, in tee_pager_rem_um_region()
149 TEE_Result tee_pager_split_um_region(struct user_mode_ctx *uctx, vaddr_t va);
[all …]
H A Dvm.h29 TEE_Result vm_map_pad(struct user_mode_ctx *uctx, vaddr_t *va, size_t len,
39 static inline TEE_Result vm_map(struct user_mode_ctx *uctx, vaddr_t *va, in vm_map()
46 TEE_Result vm_remap(struct user_mode_ctx *uctx, vaddr_t *new_va, vaddr_t old_va,
49 TEE_Result vm_get_flags(struct user_mode_ctx *uctx, vaddr_t va, size_t len,
52 TEE_Result vm_get_prot(struct user_mode_ctx *uctx, vaddr_t va, size_t len,
55 TEE_Result vm_set_prot(struct user_mode_ctx *uctx, vaddr_t va, size_t len,
58 TEE_Result vm_unmap(struct user_mode_ctx *uctx, vaddr_t va, size_t len);
98 struct mobj *vm_get_mobj(struct user_mode_ctx *uctx, vaddr_t va, size_t *len,
/optee_os/core/include/
H A Dio.h25 static inline void io_write8(vaddr_t addr, uint8_t val) in io_write8()
30 static inline void io_write16(vaddr_t addr, uint16_t val) in io_write16()
35 static inline void io_write32(vaddr_t addr, uint32_t val) in io_write32()
40 static inline void io_write64(vaddr_t addr, uint64_t val) in io_write64()
45 static inline uint8_t io_read8(vaddr_t addr) in io_read8()
50 static inline uint16_t io_read16(vaddr_t addr) in io_read16()
55 static inline uint32_t io_read32(vaddr_t addr) in io_read32()
60 static inline uint64_t io_read64(vaddr_t addr) in io_read64()
65 static inline void io_mask8(vaddr_t addr, uint8_t val, uint8_t mask) in io_mask8()
70 static inline void io_mask16(vaddr_t addr, uint16_t val, uint16_t mask) in io_mask16()
[all …]
/optee_os/ldelf/
H A Dta_elf.h35 vaddr_t load_addr;
36 vaddr_t max_addr;
37 vaddr_t max_offs;
39 vaddr_t ehdr_addr;
42 vaddr_t e_entry;
43 vaddr_t e_phoff;
44 vaddr_t e_shoff;
72 vaddr_t exidx_start;
79 vaddr_t tls_start;
88 vaddr_t prop_start;
[all …]
/optee_os/core/drivers/crypto/caam/hal/common/
H A Dhal_jr.c29 enum caam_status caam_hal_jr_reset(vaddr_t baseaddr) in caam_hal_jr_reset()
73 void caam_hal_jr_config(vaddr_t baseaddr, uint8_t nbjobs, uint64_t inrings, in caam_hal_jr_config()
119 uint32_t caam_hal_jr_read_nbslot_available(vaddr_t baseaddr) in caam_hal_jr_read_nbslot_available()
124 void caam_hal_jr_add_newjob(vaddr_t baseaddr) in caam_hal_jr_add_newjob()
129 uint32_t caam_hal_jr_get_nbjob_done(vaddr_t baseaddr) in caam_hal_jr_get_nbjob_done()
134 void caam_hal_jr_del_job(vaddr_t baseaddr) in caam_hal_jr_del_job()
140 void caam_hal_jr_disable_itr(vaddr_t baseaddr) in caam_hal_jr_disable_itr()
146 void caam_hal_jr_enable_itr(vaddr_t baseaddr) in caam_hal_jr_enable_itr()
152 void caam_hal_jr_disable_itr(vaddr_t baseaddr __unused) {} in caam_hal_jr_disable_itr()
153 void caam_hal_jr_enable_itr(vaddr_t baseaddr __unused) {} in caam_hal_jr_enable_itr()
[all …]
H A Dhal_sm.c29 static uint32_t issue_cmd(vaddr_t jr_base, unsigned int page, in issue_cmd()
53 caam_hal_sm_check_page_partition(vaddr_t jr_base, in caam_hal_sm_check_page_partition()
71 size_t caam_hal_sm_get_pages_size(vaddr_t jr_base, unsigned int page) in caam_hal_sm_get_pages_size()
80 bool caam_hal_sm_prtn_is_free(vaddr_t jr_base, unsigned int partition) in caam_hal_sm_prtn_is_free()
86 bool caam_hal_sm_prtn_is_owned(vaddr_t jr_base, unsigned int partition) in caam_hal_sm_prtn_is_owned()
92 void caam_hal_sm_set_access_all_group(vaddr_t jr_base, unsigned int partition) in caam_hal_sm_set_access_all_group()
98 void caam_hal_sm_set_access_group(vaddr_t jr_base, unsigned int partition, in caam_hal_sm_set_access_group()
108 void caam_hal_sm_open_access_perm(vaddr_t jr_base, unsigned int partition) in caam_hal_sm_open_access_perm()
114 void caam_hal_sm_set_access_perm(vaddr_t jr_base, unsigned int partition, in caam_hal_sm_set_access_perm()
123 caam_hal_sm_allocate_page(vaddr_t jr_base, in caam_hal_sm_allocate_page()
[all …]
/optee_os/core/arch/arm/plat-k3/drivers/
H A Dmailbox.c20 static vaddr_t mailbox_tx_base;
21 static vaddr_t mailbox_rx_base;
22 static vaddr_t mailbox_tx_sram_va;
23 static vaddr_t mailbox_rx_sram_va;
28 vaddr_t mailbox_status_addr = mailbox_rx_base + TI_MAILBOX_MSG_STATUS; in ti_mailbox_poll_rx_status()
69 vaddr_t recv_offset = 0; in ti_sci_transport_recv()
70 vaddr_t recv_va = 0; in ti_sci_transport_recv()
94 recv_offset = (vaddr_t)(recv_pa - MAILBOX_RX_START_REGION); in ti_sci_transport_recv()
95 recv_va = (vaddr_t)(mailbox_rx_sram_va + recv_offset); in ti_sci_transport_recv()
/optee_os/core/arch/arm/plat-sam/
H A Dsam_pl310.c46 vaddr_t pl310_base(void) in pl310_base()
53 return (vaddr_t)va; in pl310_base()
58 void arm_cl2_config(vaddr_t pl310_base) in arm_cl2_config()
70 void arm_cl2_enable(vaddr_t pl310_base) in arm_cl2_enable()
79 vaddr_t base = pl310_base(); in pl310_enable()
96 vaddr_t base = pl310_base(); in pl310_enable_writeback()
106 vaddr_t base = pl310_base(); in pl310_disable_writeback()
/optee_os/core/drivers/imx/mu/
H A Dimx_mu_platform.h12 unsigned int imx_mu_plat_get_rx_channel(vaddr_t base);
17 unsigned int imx_mu_plat_get_tx_channel(vaddr_t base);
26 TEE_Result imx_mu_plat_send(vaddr_t base, unsigned int index, uint32_t msg);
35 TEE_Result imx_mu_plat_receive(vaddr_t base, unsigned int index, uint32_t *msg);
42 void imx_mu_plat_init(vaddr_t base);
/optee_os/core/drivers/bnxt/
H A Dbnxt_images.c24 int chip_type, vaddr_t src, vaddr_t dst);
33 static int verify_header(vaddr_t mem) in verify_header()
44 int chip_type, vaddr_t src, vaddr_t dst) in set_bnxt_images_info()
85 vaddr_t ddr_dest) in get_bnxt_images_info()
87 vaddr_t flash_dev_vaddr = 0; in get_bnxt_images_info()
100 flash_dev_vaddr = (vaddr_t) in get_bnxt_images_info()
111 (vaddr_t)phys_to_virt(QSPI_BSPD_ADDR, in get_bnxt_images_info()

12345678910>>...16