Home
last modified time | relevance | path

Searched refs:phy_con2 (Results 1 – 2 of 2) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-exynos/
H A Ddmc_init_ddr3.c147 writel(val, &phy0_ctrl->phy_con2); in ddr3_mem_ctrl_init()
148 writel(val, &phy1_ctrl->phy_con2); in ddr3_mem_ctrl_init()
168 writel(val, &phy0_ctrl->phy_con2); in ddr3_mem_ctrl_init()
169 writel(val, &phy1_ctrl->phy_con2); in ddr3_mem_ctrl_init()
700 writel(val, &phy0_ctrl->phy_con2); in ddr3_mem_ctrl_init()
701 writel(val, &phy1_ctrl->phy_con2); in ddr3_mem_ctrl_init()
731 setbits_le32(&phy0_ctrl->phy_con2, RDLVL_GATE_EN); in ddr3_mem_ctrl_init()
732 setbits_le32(&phy1_ctrl->phy_con2, RDLVL_GATE_EN); in ddr3_mem_ctrl_init()
791 setbits_le32(&phy0_ctrl->phy_con2, DLL_DESKEW_EN); in ddr3_mem_ctrl_init()
792 setbits_le32(&phy1_ctrl->phy_con2, DLL_DESKEW_EN); in ddr3_mem_ctrl_init()
/OK3568_Linux_fs/u-boot/arch/arm/mach-exynos/include/mach/
H A Ddmc.h332 unsigned int phy_con2; member
379 unsigned int phy_con2; member