Home
last modified time | relevance | path

Searched refs:mipi_tx (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/mediatek/
H A Dmtk_mipi_tx.c13 void mtk_mipi_tx_clear_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, in mtk_mipi_tx_clear_bits() argument
16 u32 temp = readl(mipi_tx->regs + offset); in mtk_mipi_tx_clear_bits()
18 writel(temp & ~bits, mipi_tx->regs + offset); in mtk_mipi_tx_clear_bits()
21 void mtk_mipi_tx_set_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, in mtk_mipi_tx_set_bits() argument
24 u32 temp = readl(mipi_tx->regs + offset); in mtk_mipi_tx_set_bits()
26 writel(temp | bits, mipi_tx->regs + offset); in mtk_mipi_tx_set_bits()
29 void mtk_mipi_tx_update_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, in mtk_mipi_tx_update_bits() argument
32 u32 temp = readl(mipi_tx->regs + offset); in mtk_mipi_tx_update_bits()
34 writel((temp & ~mask) | (data & mask), mipi_tx->regs + offset); in mtk_mipi_tx_update_bits()
40 struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw); in mtk_mipi_tx_pll_set_rate() local
[all …]
H A Dmtk_mt8183_mipi_tx.c48 struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw); in mtk_mipi_tx_pll_enable() local
52 dev_dbg(mipi_tx->dev, "enable: %u bps\n", mipi_tx->data_rate); in mtk_mipi_tx_pll_enable()
54 if (mipi_tx->data_rate >= 2000000000) { in mtk_mipi_tx_pll_enable()
57 } else if (mipi_tx->data_rate >= 1000000000) { in mtk_mipi_tx_pll_enable()
60 } else if (mipi_tx->data_rate >= 500000000) { in mtk_mipi_tx_pll_enable()
63 } else if (mipi_tx->data_rate > 250000000) { in mtk_mipi_tx_pll_enable()
66 } else if (mipi_tx->data_rate >= 125000000) { in mtk_mipi_tx_pll_enable()
73 mtk_mipi_tx_clear_bits(mipi_tx, MIPITX_PLL_CON4, RG_DSI_PLL_IBIAS); in mtk_mipi_tx_pll_enable()
75 mtk_mipi_tx_set_bits(mipi_tx, MIPITX_PLL_PWR, AD_DSI_PLL_SDM_PWR_ON); in mtk_mipi_tx_pll_enable()
76 mtk_mipi_tx_clear_bits(mipi_tx, MIPITX_PLL_CON1, RG_DSI_PLL_EN); in mtk_mipi_tx_pll_enable()
[all …]
H A Dmtk_mt8173_mipi_tx.c118 struct mtk_mipi_tx *mipi_tx = mtk_mipi_tx_from_clk_hw(hw); in mtk_mipi_tx_pll_prepare() local
122 dev_dbg(mipi_tx->dev, "prepare: %u Hz\n", mipi_tx->data_rate); in mtk_mipi_tx_pll_prepare()
124 if (mipi_tx->data_rate >= 500000000) { in mtk_mipi_tx_pll_prepare()
128 } else if (mipi_tx->data_rate >= 250000000) { in mtk_mipi_tx_pll_prepare()
132 } else if (mipi_tx->data_rate >= 125000000) { in mtk_mipi_tx_pll_prepare()
136 } else if (mipi_tx->data_rate > 62000000) { in mtk_mipi_tx_pll_prepare()
140 } else if (mipi_tx->data_rate >= 50000000) { in mtk_mipi_tx_pll_prepare()
148 mtk_mipi_tx_update_bits(mipi_tx, MIPITX_DSI_BG_CON, in mtk_mipi_tx_pll_prepare()
157 mtk_mipi_tx_update_bits(mipi_tx, MIPITX_DSI_TOP_CON, in mtk_mipi_tx_pll_prepare()
161 mtk_mipi_tx_set_bits(mipi_tx, MIPITX_DSI_CON, in mtk_mipi_tx_pll_prepare()
[all …]
H A Dmtk_mipi_tx.h40 void mtk_mipi_tx_clear_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, u32 bits);
41 void mtk_mipi_tx_set_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, u32 bits);
42 void mtk_mipi_tx_update_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, u32 mask,
/OK3568_Linux_fs/external/camera_engine_rkaiq/rkaiq/hwi/isp20/
H A DCamHwIsp20.cpp4868 V4l2Device* mipi_tx = mRawCapUnit->get_tx_device(i).get_cast_ptr<V4l2Device>(); in setSensorCrop() local
4871 ret = mipi_tx->get_crop(crop); in setSensorCrop()
4876 ret = mipi_tx->set_crop(crop); in setSensorCrop()
4888 V4l2Device* mipi_tx = mRawCapUnit->get_tx_device(0).get_cast_ptr<V4l2Device>(); in getSensorCrop() local
4890 ret = mipi_tx->get_crop(crop); in getSensorCrop()