Home
last modified time | relevance | path

Searched refs:TCLR (Results 1 – 2 of 2) sorted by relevance

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mtd/
H A Dfsmc-nand.txt15 byte 0 TCLR : CLE to RE delay in number of AHB clock cycles, only 4 bits
18 byte 1 TAR : ALE to RE delay, 4 bits are valid. Same format as TCLR.
/OK3568_Linux_fs/kernel/drivers/tty/
H A Dsynclink.c366 #define TCLR 0x3a /* Transmit count Limit Register */ macro
5428 usc_OutReg( info, TCLR, (u16)FrameSize ); in usc_start_transmitter()
5906 usc_OutReg( info, TCLR, 2 ); in usc_loopback_frame()
6766 usc_OutReg( info, TCLR, BitPatterns[(i+2)%Patterncount] ); in mgsl_register_test()
6773 (usc_InReg( info, TCLR ) != BitPatterns[(i+2)%Patterncount]) || in mgsl_register_test()
6993 usc_OutReg( info, TCLR, (unsigned short)info->tx_buffer_list[0].count ); in mgsl_dma_test()