Home
last modified time | relevance | path

Searched refs:R_0x878 (Results 1 – 25 of 32) sorted by relevance

12

/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8188fu/hal/phydm/
H A Dphydm_regtable.h506 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1079 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1081 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1082 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1083 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1084 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1085 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8188eu/hal/phydm/
H A Dphydm_regtable.h506 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1079 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1081 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1082 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1083 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1084 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1085 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8189fs/hal/phydm/
H A Dphydm_regtable.h506 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1079 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1081 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1082 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1083 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1084 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1085 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723ds/hal/phydm/
H A Dphydm_regtable.h526 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1294 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1296 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1297 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1298 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1299 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1300 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
H A Dphydm_api.c767 odm_set_bb_reg(dm, R_0x878, BIT(28), val); in phydm_bw_fixed_enable()
788 reg = R_0x878; in phydm_bw_fixed_setting()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8822bs/hal/phydm/
H A Dphydm_regtable.h515 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1202 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1204 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1205 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1206 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1207 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1208 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8189fs/hal/phydm/
H A Dphydm_regtable.h567 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1296 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1298 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1299 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1300 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1301 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1302 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8188fu/hal/phydm/
H A Dphydm_regtable.h565 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1296 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1298 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1299 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1300 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1301 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1302 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8723ds/hal/phydm/
H A Dphydm_regtable.h665 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1501 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1503 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1504 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1505 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1506 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1507 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723cs/hal/phydm/
H A Dphydm_regtable.h652 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1481 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1483 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1484 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1485 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1486 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1487 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8821cs/hal/phydm/
H A Dphydm_regtable.h652 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1482 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1484 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1485 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1486 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1487 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1488 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8822cs/hal/phydm/
H A Dphydm_regtable.h667 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1501 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1503 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1504 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1505 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1506 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1507 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8821cs/hal/phydm/
H A Dphydm_regtable.h668 #define R_0x878 0x878 macro
H A Dphydm_antdiv.c1501 odm_set_bb_reg(dm, R_0x878, BIT(16), 0); in odm_smart_hw_ant_div_init_88e()
1503 odm_set_bb_reg(dm, R_0x878, BIT(19) | BIT(18) | BIT(17), 3); /* Reg878[3:1]=3b'011 */ in odm_smart_hw_ant_div_init_88e()
1504 odm_set_bb_reg(dm, R_0x878, BIT(22) | BIT(21) | BIT(20), 4); /* Reg878[6:4]=3b'100 */ in odm_smart_hw_ant_div_init_88e()
1505 odm_set_bb_reg(dm, R_0x878, BIT(25) | BIT(24) | BIT(23), 5); /* Reg878[9:7]=3b'101 */ in odm_smart_hw_ant_div_init_88e()
1506 odm_set_bb_reg(dm, R_0x878, BIT(28) | BIT(27) | BIT(26), 6); /* Reg878[12:10]=3b'110 */ in odm_smart_hw_ant_div_init_88e()
1507 odm_set_bb_reg(dm, R_0x878, BIT(31) | BIT(30) | BIT(29), 7); /* Reg878[15:13]=3b'111 */ in odm_smart_hw_ant_div_init_88e()

12