Home
last modified time | relevance | path

Searched refs:PORT_LOGIC_LINK_WIDTH_2_LANES (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/
H A Dspl_pcie_ep_boot.c69 #define PORT_LOGIC_LINK_WIDTH_2_LANES (0x2 << 8) macro
283 val |= PORT_LOGIC_LINK_WIDTH_2_LANES; in pcie_link_set_lanes()
/OK3568_Linux_fs/kernel/drivers/pci/controller/dwc/
H A Dpcie-designware.h68 #define PORT_LOGIC_LINK_WIDTH_2_LANES PORT_LOGIC_LINK_WIDTH(0x2) macro
H A Dpcie-designware.c646 val |= PORT_LOGIC_LINK_WIDTH_2_LANES; in dw_pcie_setup()
H A Dpcie-dw-ep-rockchip.c510 val |= PORT_LOGIC_LINK_WIDTH_2_LANES; in rockchip_pcie_resize_bar()
H A Dpcie-dw-rockchip.c1007 val |= PORT_LOGIC_LINK_WIDTH_2_LANES; in rk_pcie_ep_setup()