Home
last modified time | relevance | path

Searched refs:PORT_LINK_MODE_2_LANES (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/
H A Dspl_pcie_ep_boot.c61 #define PORT_LINK_MODE_2_LANES (0x3 << 16) macro
264 val |= PORT_LINK_MODE_2_LANES; in pcie_link_set_lanes()
/OK3568_Linux_fs/kernel/drivers/pci/controller/dwc/
H A Dpcie-designware.h51 #define PORT_LINK_MODE_2_LANES PORT_LINK_MODE(0x3) macro
H A Dpcie-designware.c624 val |= PORT_LINK_MODE_2_LANES; in dw_pcie_setup()
H A Dpcie-dw-ep-rockchip.c487 val |= PORT_LINK_MODE_2_LANES; in rockchip_pcie_resize_bar()
H A Dpcie-dw-rockchip.c984 val |= PORT_LINK_MODE_2_LANES; in rk_pcie_ep_setup()